Proprietary Memories Are a High-Risk Endeavor
By Gary Hilson, EETimes (April 1, 2024)
Semiconductor technologies live and die by industry standards, but are there times when it makes sense to build a heavily customized—even proprietary—memory device?
The chip sector is replete with standards organizations that guide the evolution of widely adopted memory devices. JEDEC is responsible for DRAM, LPPDR, GDDR and high-bandwidth memory (HBM), among others. The Peripheral Component Interconnect Express Special Interest Group takes care of the most ubiquitous protocol for data movement, while NVMe Express and the CXL Consortium built their specifications with PCIe as their foundation. Most recently, the UCIe was developed to bring best practices to chiplets.
Graham Allan, senior manager of product marketing at Synopsys, has been in the DRAM business since 1985. “The highway of DRAM technologies is littered with the roadkill of non-JEDEC-standard memories,” he said. “If something isn’t JEDEC-standard, or if a DRAM vendor tries to go it alone with something that they want to differentiate with, it’s going to die.”
Among the many abandoned memories that never saw widespread use are Micron Technology’s HBM competitor, Hybrid Memory Cube, and Rambus’s virtual-channel DRAM, even though the latter had the backing of Intel. “These things all die because they don’t have the benefit of the entire ecosystem,” Allan said.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- MoSys and Mentor Graphics Collaborate to Deliver BIST for 1T-SRAM Memories
- Genesys Testware Adds Support for Fuse Arrays to Improve the Yield of Embedded Memories
- Virage Logic's high performing can memories reduce network system bottlenecks
Latest News
- Imagination Technologies appoints Markus Mosen as Chief Executive Officer
- Barcelona Zettascale Lab advances European technological sovereignty as Cinco Ranch TC1 chip passes validation
- CoreHW Appoints Redtree as Pan-EMEA Sales Representative
- Imec inaugurates NanoIC pilot line, accelerating innovation in sub-2nm systems-on-chip
- Honda and Mythic Announce Joint Development of 100x Energy-Efficient Analog AI Chip for Next-Generation Vehicles