Proprietary Memories Are a High-Risk Endeavor
By Gary Hilson, EETimes (April 1, 2024)
Semiconductor technologies live and die by industry standards, but are there times when it makes sense to build a heavily customized—even proprietary—memory device?
The chip sector is replete with standards organizations that guide the evolution of widely adopted memory devices. JEDEC is responsible for DRAM, LPPDR, GDDR and high-bandwidth memory (HBM), among others. The Peripheral Component Interconnect Express Special Interest Group takes care of the most ubiquitous protocol for data movement, while NVMe Express and the CXL Consortium built their specifications with PCIe as their foundation. Most recently, the UCIe was developed to bring best practices to chiplets.
Graham Allan, senior manager of product marketing at Synopsys, has been in the DRAM business since 1985. “The highway of DRAM technologies is littered with the roadkill of non-JEDEC-standard memories,” he said. “If something isn’t JEDEC-standard, or if a DRAM vendor tries to go it alone with something that they want to differentiate with, it’s going to die.”
Among the many abandoned memories that never saw widespread use are Micron Technology’s HBM competitor, Hybrid Memory Cube, and Rambus’s virtual-channel DRAM, even though the latter had the backing of Intel. “These things all die because they don’t have the benefit of the entire ecosystem,” Allan said.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- V-by-One® HS plus Tx/Rx IP
- MSP7-32 MACsec IP core for FPGA or ASIC
Related News
- MoSys and Mentor Graphics Collaborate to Deliver BIST for 1T-SRAM Memories
- Genesys Testware Adds Support for Fuse Arrays to Improve the Yield of Embedded Memories
- Virage Logic's high performing can memories reduce network system bottlenecks
- Atmel 4-Mbit memories aim for SoCs, large FPGAs
Latest News
- IAR platform boosts embedded development with upgraded toolchains for Arm and RISC-V
- Robust AI Demand Drives 6% QoQ Growth in Revenue for Top 10 Global IC Design Companies in 1Q25
- PCI-SIG® Releases PCIe® 7.0 Specification to Support the Bandwidth Demands of Artificial Intelligence at 128.0 GT/s Transfer Rates
- PCI-SIG® Announces PCIe® Optical Interconnect Solution
- Cadence Advances Design and Engineering for Europe’s Manufacturers on NVIDIA Industrial AI Cloud