Primemas Announces Customer Samples Milestone of World’s First CXL 3.0 SoC
Working with Micron and their CXL AVL program to accelerate commercialization of next-generation memory solutions for data centers and AI infrastructure
SANTA CLARA, Calif., and SEOUL, South Korea-- June 24, 2025 -- Primemas Inc., a fabless semiconductor company specializing in chiplet-based SoC solutions through its Hublet® architecture, today announced the availability of customer samples of the world’s first Compute Express Link (CXL) memory 3.0 controller.
Primemas has been delivering engineering samples and development boards to select strategic customers and partners, who have played a key role in validating the performance and capabilities of Hublet® compared to alternative CXL controllers. Building on this successful early engagement, Primemas is now pleased to announce that Hublet® product samples are ready for shipment to memory vendors, customers, and ecosystem partners.
While conventional CXL memory expansion controllers are limited by fixed form factors and capped DRAM capacities, Primemas leverages cutting-edge chiplet technology to deliver unmatched scalability and modularity. At the core of this innovation is the Hublet®—a versatile building block that enables a wide variety of configurations. Primemas customers are finding innovative ways to leverage the modularity:
- A 1x1 single Hublet® delivers compact E3.S products supporting up to 512GB of DRAM;
- A 2x2 Hublet® can support a PCIe Add-in-card or CEM products with up to 2TB of DRAM, and
- For hyperscale environments, a 4x4 Hublet® powers a 1U rack memory appliance capable of an impressive 8TB of DRAM.
“We are very encouraged by the excellent feedback from our initial partners, who leveraged Hublet® to address the challenges posed by rapidly growing workloads,” said Jay Kim, EVP and Head of Business Development at Primemas. “We’re excited to take the next major step toward commercialization through our collaboration with Micron and their CXL AVL program.”
The CXL ASIC Validation Lab (AVL) program was established by Micron to help bring next-generation CXL controllers to market and achieve maximum reliability and compatibility with its advanced DRAM modules. There are numerous challenges to delivering stable, reliable memory read and write operations while optimizing performance and power efficiency in CXL controllers. Through this joint effort, the two companies aim to provide a high-quality, reliable and the world’s first CXL 3.0 controller along with the latest high-capacity 128GB RDIMM modules.
“With the rapid adoption of AI, and the corresponding increase in memory-intensive workloads, CXL-based solutions are driving innovations to transform traditional compute platforms,” said Luis Ancajas, director of CXL Business Development at Micron. “As an industry leader in data center memory solutions, we are excited to collaborate with innovators like Primemas to validate and accelerate next-generation solutions like the Hublet® SoC through our AVL program and help bring these transformative solutions to market to unlock new levels of performance, scalability and efficiency for the data center.”
This joint effort demonstrates the shared commitment of Primemas and Micron to innovation and quality in the semiconductor industry and further strengthens Primemas’ position as a leader in scalable, high-performance chiplet-based SoC solutions for CXL, AI, and data analytics applications.
About Primemas
Primemas is a fabless semiconductor company delivering pre-built SoC hub chiplets (Hublet®) to streamline development and manufacturing—reducing the cost and time associated with custom design and production. The Hublet® platform provides scalable I/O, control, and compute functionality, supporting markets such as CXL, AI, and data analytics. Primemas is headquartered in Santa Clara, California, with an R&D center in Seoul, South Korea. To learn more about Primemas, visit www.primemas.com.
Related Semiconductor IP
- CXL Controller IP
- CXL memory expansion
- CXL 3 Controller IP
- CXL 3.2 Verification IP
- Verification IP for CXL
Related News
- Avery Design Announces CXL 3.0 VIP
- CXL Consortium Releases Compute Express Link 3.0 Specification to Expand Fabric Capabilities and Management
- Cadence Accelerates Hyperscale SoC Design with Industry's First Verification IP and System VIP for CXL 3.0
- Siemens introduces Questa Verification IP solution support for the new CXL 3.0 protocol
Latest News
- Primemas Announces Customer Samples Milestone of World’s First CXL 3.0 SoC
- BrainChip and HaiLa Partner to Demonstrate Ultra-Low Power Edge AI Connectivity for IoT Sensor Applications
- Creonic's DVB-S2X/S2 IP Cores Now Support the New DVB-NIP Standard
- Ceva Launches MotionEngine™ Hex: Bringing Precise, Touch-Free, Spatial Control to Smart TV, Gaming, and IoT Interfaces
- SEALSQ, ColibriTD, and Xdigit Announce Plan to Develop a Breakthrough Quantum Computing Based Solution Set to Revolutionize Semiconductor Wafer Yields for Sub-7nm Nodes