Cosmic Circuits Announces New IP-cores with "Ready for IBM Technology" Validations
Bangalore, India -- May 13, 2008
-- Cosmic Circuits, a leading provider of differentiated Analog and Mixed-signal IP announced the validation of two of its virtual-component (IP) cores as “Ready for IBM Technology” in the 90nm process.
The “Ready for IBM Technology” program is intended to help IBM foundry customers speed time to market, reduce development risk, lower development costs, and improve their return on investment by identifying design centers that have pre-tested and validated their methodologies for compatibility with IBM technologies.
“Two Silicon-IP cores in the 90nm process technology, a high-performance and low-noise LDO regulator and a low-power monitoring A/D converter, were created and validated,” said Ganapathy Subramaniam, CEO of Cosmic Circuits. “We are happy to offer such silicon-proven cores through our relationship with IBM, thus maintaining consistency with our mission to provide differentiated and quality Silicon IP.”
“We are pleased to be teaming with Cosmic Circuits”, said Ned Cahoon, manager of the IBM Foundry Business Partner Program. “Making validated analog IP available to our customers is a key consideration for IBM, and we have been impressed with the excellent results that the experienced team at Cosmic Circuits has achieved."
About Cosmic Circuits :
Cosmic Circuits is a leading provider of differentiated Analog and Mixed-Signal silicon IP. With a single-minded focus on Analog, a large team of expert analog designers, and a strong focus on analog architectures for the nanometer era, we provide best-in-class solutions in all the participating technology areas, aptly suited to the world of convergence electronics. Cosmic Circuits offers customization, support for IP integration and characterization. The company’s mission is one of ensuring ‘Customer success through Quality and Differentiation” of its IP blocks. More information about Cosmic Circuits can be found at www.cosmiccircuits.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- EXTOLL collaborates with ERIDAN as a Key Partner for Lowest Power High-Speed SerDes IP on GlobalFoundries’ 22FDX
- Cadence Partners with TSMC to Power Next-Generation Innovations Using AI Flows and IP for TSMC Advanced Nodes and 3DFabric
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost