Philips licenses MoSys 1T-SRAM with error correction for 0.13-micron designs
Philips licenses MoSys 1T-SRAM with error correction for 0.13-micron designs
By Semiconductor Business News
April 18, 2002 (2:29 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020418S0021
SUNNYVALE, Calif.-- MoSys Inc. today announced it has licensed its one-transistor SRAM cell technology, called T1-SRAM, to Philips Semiconductors, which plans to use the embedded memory in cellular infrastructure ASICs and system-on-chip (SoC) designs. The license agreement will initially be used for products fabricated with 0.13-micron process technology. The semiconductor division of Royal Philips Electronics N.V. in the Netherlands plans to use MoSys' recently announced 1T-SRAM-R technology, which incorporates error correction to eliminate the need for the laser repair in manufacturing while providing improved soft error rate, yield, and reliability (see Jan. 28 story). Terms of the licensing agreement were not released. "The 1T-SRAM embedded memory was evaluated according to our cellular infrastructure customer requirements, and we selected MoSys technology for it s unique performance, density and power capabilities not available from other standard [six-transistor cell] SRAM technologies," said Malcolm Spencer, general manager Cellular Infrastructure business line at Philips Semiconductors.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- MoSys adds soft-error protection, correction to 1-transistor SRAM for 'free'
- Cypress taps ProMOS for 1T SRAM technology
- Xilinx enables flexible and low cost forward error correction solutions with IP cores optimized for Spartan-IIE FPGAs
- ATMOS Corporation Achieves Superior Soft Error Rate Results for SoC-RAM High-Density 1T Embedded Memory at TSMC Test Lab
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack