Philips licenses MoSys 1T-SRAM with error correction for 0.13-micron designs
Philips licenses MoSys 1T-SRAM with error correction for 0.13-micron designs
By Semiconductor Business News
April 18, 2002 (2:29 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020418S0021
SUNNYVALE, Calif.-- MoSys Inc. today announced it has licensed its one-transistor SRAM cell technology, called T1-SRAM, to Philips Semiconductors, which plans to use the embedded memory in cellular infrastructure ASICs and system-on-chip (SoC) designs. The license agreement will initially be used for products fabricated with 0.13-micron process technology. The semiconductor division of Royal Philips Electronics N.V. in the Netherlands plans to use MoSys' recently announced 1T-SRAM-R technology, which incorporates error correction to eliminate the need for the laser repair in manufacturing while providing improved soft error rate, yield, and reliability (see Jan. 28 story). Terms of the licensing agreement were not released. "The 1T-SRAM embedded memory was evaluated according to our cellular infrastructure customer requirements, and we selected MoSys technology for it s unique performance, density and power capabilities not available from other standard [six-transistor cell] SRAM technologies," said Malcolm Spencer, general manager Cellular Infrastructure business line at Philips Semiconductors.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- MoSys adds soft-error protection, correction to 1-transistor SRAM for 'free'
- Cypress taps ProMOS for 1T SRAM technology
- Xilinx enables flexible and low cost forward error correction solutions with IP cores optimized for Spartan-IIE FPGAs
- ATMOS Corporation Achieves Superior Soft Error Rate Results for SoC-RAM High-Density 1T Embedded Memory at TSMC Test Lab
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale