Open Source Reaches Processor Core
Richard Quinnell, EDN
January 06, 2017
Whether for budgetary, philosophical, or other reasons, an increasing number of embedded systems are being designed using open source elements. For the most part, these elements are software based, although there are some open source board designs in use as well. Now, the microcontroller that empowers a PCB design is available as an open source design.
A little over a month ago, startup SiFive announced a milestone product in the development of the RISC-V (pronounced risk-five) open source microprocessor instruction set architecture (ISA). Originally developed for research and education, the architecture began moving toward industry implementation with the creation of the RISC-V Foundation in 2015. SiFive advanced that movement by developing a microcontroller design implementing the RISC-V ISA. The company has now proven that design in silicon and donated the RTL code for the design to the open source community.
To read the full article, click here
Related Semiconductor IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
Related News
- Imperas and Metrics Collaborate to Jump Start RISC-V Core Design Verification Using Open Source Instruction Stream Generator
- SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
- Bluespec, Inc. to Open Source Its Proven BSV High-level HDL Tools
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions