Open Source Reaches Processor Core
Richard Quinnell, EDN
January 06, 2017
Whether for budgetary, philosophical, or other reasons, an increasing number of embedded systems are being designed using open source elements. For the most part, these elements are software based, although there are some open source board designs in use as well. Now, the microcontroller that empowers a PCB design is available as an open source design.
A little over a month ago, startup SiFive announced a milestone product in the development of the RISC-V (pronounced risk-five) open source microprocessor instruction set architecture (ISA). Originally developed for research and education, the architecture began moving toward industry implementation with the creation of the RISC-V Foundation in 2015. SiFive advanced that movement by developing a microcontroller design implementing the RISC-V ISA. The company has now proven that design in silicon and donated the RTL code for the design to the open source community.
To read the full article, click here
Related Semiconductor IP
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
Related News
- Linux Foundation to Host CHIPS Alliance Project to Propel Industry Innovation Through Open Source Chip and SoC Design
- Data Centers Open Source Silicon
- Imperas and Metrics Collaborate to Jump Start RISC-V Core Design Verification Using Open Source Instruction Stream Generator
- SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025