OCP-IP Announces Newly Enhanced Advanced Accellera Systems Initiative SystemC TLM Kit
BEVERTON, Ore.-- April 3, 2012 --Open Core Protocol International Partnership (OCP-IP) today announced the availability of version 2_2x2_2 of the OCP Modeling Kit. The new version boasts greater robustness of data in payload-event-queues, a modification of thread-busy signaling API, added support for interrupts, sideband error signaling, sideband user flags, added TLM2-native adapters between TL3 and TL1, and added TLM2-native adapters between TL1 and RTL signals (TL0).
The work by OCP-IP’s System Level Design Working Group ensures continued alignment with the Accellera Systems Initiative SystemC TLM-2 standard and is the most advanced TLM-2 based, industry-ready kit in existence today. The Kit is free as part of OCP-IP membership entitlement and saves users hundreds of thousands of dollars each year in development, documentation, and training costs by enabling them to model their bus fabric to leverage this OCP-IP SLD modeling kit.
The new revision continues to support and leverage Accellera Systems Initiative SystemC TLM-2 for all levels of abstraction and includes TL4 which is equivalent to Accellera’s "loosely-timed” (LT) level. TL1 is fully cycle-accurate, including support for clock cycle synchronization and combinatorial paths. TL2 handles intra-burst timing. TL3 and TL4: inter-burst or no timing, equivalent to Accellera’s Base Protocol.
The Kit includes everything needed for immediate use. For a detailed listing of everything included see http://www.ocpip.org/uploads/documents/OCP_TLM_Datasheet.new.pdf.
A fully functional version of the Kit without monitors is also available to non-members, via click through research license agreement from www.ocpip.org.
This Kit was developed by OCP-IP member companies working with Greensocs, Ltd. It interoperates seamlessly with other TLM utilities, such as GreenSocket from GreenSocs.
Companies interested in joining the OCP-IP System Level Design Working Group should contact admin@ocpip.org.
For the latest information on OCP-IP please see our newsletter at http://www.ocpip.org/newsletters.php
About OCP-IP
Formed in 2001, OCP-IP is a non-profit corporation promoting, supporting and delivering the only openly licensed, core-centric protocol comprehensively fulfilling integration requirements of heterogeneous multicore systems. The Open Core Protocol (OCP) facilitates IP core reusability and reduces design time, risk, and manufacturing costs for all SoC and electronic designs by providing a comprehensive supporting infrastructure. For additional background and membership information, visit www.OCPIP.org.
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related News
- The Open SystemC Initiative and the Open Core Protocol International Partnership Join Forces to Target TLM Layer Standardization
- OCP-IP Delivers New Advanced SystemC TLM Kit
- OCP-IP Delivers Even More OSCI TLM 2.0 Compatibility in Advanced SystemC TLM Kit
- OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit
Latest News
- Intel Financial Risks, Layoffs, Foundry Ambitions
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- China Takes the Lead in RF Front-End Patent Activity: RadRock and Others Surge Behind Murata
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley