NXP Announces Lead Partnership for Arm Ethos-U55 Neural Processing Unit for Machine Learning
February 24, 2020 -- NXP Semiconductors today announced its lead partnership for the Arm® Ethos™-U55 microNPU (Neural Processing Unit), a machine learning (ML) processor targeted at resource-constrained industrial and Internet-of-Things (IoT) edge devices. As an industry-leading innovator of microcontrollers (MCUs), NXP intends to implement the Ethos-U55 in its Arm Cortex®-M based microcontrollers (MCUs), crossover MCUs and real-time sub-systems in applications processors. The expansion builds on the company’s growing ML offerings, including the recently announced i.MX 8M Plus applications processors with dedicated NPU.
The highly configurable Ethos-U55 works in concert with the Cortex-M core to achieve a small footprint while also delivering greater than 30x improvement in inference performance compared to Cortex-M alone, even in high performing MCUs. The Ethos-U55 is highly configurable and specifically designed to accelerate ML inference in area-constrained embedded and IoT devices. Its advanced compression techniques save power and reduce ML model sizes significantly to enable execution of neural networks that previously only ran on larger systems. In addition, a unified toolchain with Cortex-M gives developers a simplified, seamless path to develop ML applications within the familiar Cortex-M development environment. The end-to-end enablement, from training to run-time inference deployment for Ethos-U55, will be accessible through NXP’s eIQ machine learning development environment.
NXP’s comprehensive portfolio of ML compute elements (CPU, GPU, DSP and NPU) are enabled with its eIQ machine learning development environment, which provides choices of popular open-source inference engines that deliver the performance needed for the specific compute element. Using NXP’s edge processors and eIQ tools, customers can easily build many ML applications, including, object detection, face and gesture recognition, natural language processing, and predictive maintenance.
Related Semiconductor IP
- SPI Controller IP- Master/ Slave, Parameterized FIFO, Avalon Bus
- SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol
Related News
- Synopsys Embedded Vision Processor IP Quadruples Neural Network Performance for Machine Learning Applications
- IAR Systems enables high-performance machine learning based on latest neural network library from Arm
- VeriSilicon and NXP Collaborate on Machine Learning Across Wide Range of ML-Enabled Devices
- Next-generation Armv8.1-M architecture: Delivering enhanced machine learning and signal processing for the smallest embedded devices
Latest News
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Intel’s Altera Unit Nears Sale as Silver Lake Reportedly Leads Talks
- Cadence Reports Fourth Quarter and Fiscal Year 2024 Financial Results