NVE revises MRAM strategy, plans to push IP
| EE Times: NVE revises MRAM strategy, plans to push IP | |
| Mark LaPedus (04/19/2005 5:55 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160904080 | |
| SAN JOSE, Calif. NVE Corp. has revised its strategy in the MRAM market, by saying on Tuesday (April 19) that it has moved towards an intellectual-property (IP) model in the arena. NVE (Eden Prairie, Minn.) said that it had been pushing both IP and standard products for the emerging MRAM market, but the company will apparently discontinue its efforts to sell devices. The company commented on its MRAM strategy after being informed recently by Cypress Semiconductor Corp. that the chip maker has discontinued its efforts to develop MRAM products. Cypress (San Jose) plans to sell the assets of its MRAM subsidiary. NVE's other MRAM licensees include Freescale Semiconductor Inc. and Honeywell International. "Cypress demonstrated 256-kilobit MRAMs working in customers' systems, which was an important accomplishment," NVE President and CEO Daniel A. Baker said in a statement. "There is a large market for MRAM, however the market for Cypress' low-density designs is limited. Furthermore, for us to monetize our intellectual property in the Cypress designs, we would have to sell MRAM in competition with our technology licensees," he said. "We believe that NVE is well-positioned with critical intellectual-property covering a broad range of near-term and long-term MRAM designs," he said. "Our MRAM strategy, therefore, will be to focus on an intellectual property business model, providing technology to enable revolutionary memory design rather than both providing technology and selling devices."
| |
| - - | |
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Cypress forms alliance and invests in MRAM IP developer NVE
- TSMC looks to 5nm MRAM, plans first European design centre
- Kerala Positions Design and IP at Core of Chip Strategy
- ARM will give push to Motorola's DragonBall MPU
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP