TSMC looks to 5nm MRAM, plans first European design centre
By Nick Flaherty, eeNews Europe | May 27, 2025
The EU Design Centre (EUDC) will be based in Munich is expected to focus on automotive, but will also support chip designs for industrial applications, artificial intelligence (AI), telecoms and the Internet of things (IoT).
With this in mind, TSMC has qualified its 28nm resistive RRAM memory for automotive applications, with a 12nm version expected to meet the same stringent automotive quality requirements with a 6nm version planned. It also planning a 5nm MRAM magnetic memory.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Actel Opens European Processor R&D Centre in Dublin
- Moortec Opens New European Design Centre in Poland
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
Latest News
- Telechips and DivX Renew IC Technology Licensing Agreement
- OIF Demonstrates Industry-Wide Interoperability at Scale at OFC 2026, Advancing Energy Efficiency, Performance and Capacity for AI-Era Data Center Networks
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems
- FuriosaAI ships RNGD, data-center-ready AI inference GPU alternative
- AMD, Adeas, Nextera Video, and intoPIX Announce Cost-Optimized IPMX Solution for AV-over-IP at ISE 2026