NextOp Reduces Engineering Development Time with BugScope Assertion Synthesis for Assertion-Based Verification
SANTA CLARA, Calif. May 16, 2011 – NextOp Software, Inc. today announced that its BugScope Assertion Synthesis for Assertion-Based Verification reduces engineering time and engineering effort needed to create high quality functional coverage properties and assertions. Partnering with Altera Corporation (NASDAQ: ALTR), the technology leader has signed a multi-year, multi-license agreement to expand its deployment of NextOp’s BugScope Assertion Synthesis product. BugScope’s assertion and coverage properties help Altera engineers find bugs earlier in the design process before their end-to-end checkers and coverage monitors are written.
NextOp’s product helps improve functional coverage by automatically identifying all relevant problem signals without user guidance. BugScope’s automation and Verilog-like language make it easy for designers to understand the assertion and functional coverage properties generated, even with minimal prior exposure to assertions.
“NextOp’s BugScope allows us to find bugs during property classification and simulations, shortening our verification process and saving us debug time,” said Chong H. Lee, director in IC design at Altera. “BugScope's innovative tool is now a part of our process for our IP design and verification flow.”
“We are pleased that a technology leader such as Altera has successfully deployed our BugScope's assertion synthesis product,” said Yunshan Zhu, President and CEO of NextOp Software. “We look forward to a continued close relationship with Altera as they further expand their BugScope adoption for their assertion-based verification methodology.”
About NextOp Software
NextOp Software, Inc. is focused on delivering assertion-based verification solutions that allow design and verification teams to uncover bugs, expose functional coverage holes, and increase verification observability. NextOp’s BugScope assertion synthesis is the first product to automatically generate whitebox assertions and functional coverage properties in SVA, PSL and Verilog formats. BugScope’s properties are used to drive progressive, targeted verification via robust, executable design specifications for existing simulation, formal and emulation flows. The company is headquartered at 2900 Gordon Avenue, Suite 100, Santa Clara, CA 95051. For more information, visit www.nextopsoftware.com or call +1 408-830-9885.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- NextOp Announces BugScope Assertion Synthesis for Progressive, Targeted Verification
- NextOp Licenses BugScope Assertion Synthesis to Graphics Leader NVIDIA
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing