NextOp Reduces Engineering Development Time with BugScope Assertion Synthesis for Assertion-Based Verification
SANTA CLARA, Calif. May 16, 2011 – NextOp Software, Inc. today announced that its BugScope Assertion Synthesis for Assertion-Based Verification reduces engineering time and engineering effort needed to create high quality functional coverage properties and assertions. Partnering with Altera Corporation (NASDAQ: ALTR), the technology leader has signed a multi-year, multi-license agreement to expand its deployment of NextOp’s BugScope Assertion Synthesis product. BugScope’s assertion and coverage properties help Altera engineers find bugs earlier in the design process before their end-to-end checkers and coverage monitors are written.
NextOp’s product helps improve functional coverage by automatically identifying all relevant problem signals without user guidance. BugScope’s automation and Verilog-like language make it easy for designers to understand the assertion and functional coverage properties generated, even with minimal prior exposure to assertions.
“NextOp’s BugScope allows us to find bugs during property classification and simulations, shortening our verification process and saving us debug time,” said Chong H. Lee, director in IC design at Altera. “BugScope's innovative tool is now a part of our process for our IP design and verification flow.”
“We are pleased that a technology leader such as Altera has successfully deployed our BugScope's assertion synthesis product,” said Yunshan Zhu, President and CEO of NextOp Software. “We look forward to a continued close relationship with Altera as they further expand their BugScope adoption for their assertion-based verification methodology.”
About NextOp Software
NextOp Software, Inc. is focused on delivering assertion-based verification solutions that allow design and verification teams to uncover bugs, expose functional coverage holes, and increase verification observability. NextOp’s BugScope assertion synthesis is the first product to automatically generate whitebox assertions and functional coverage properties in SVA, PSL and Verilog formats. BugScope’s properties are used to drive progressive, targeted verification via robust, executable design specifications for existing simulation, formal and emulation flows. The company is headquartered at 2900 Gordon Avenue, Suite 100, Santa Clara, CA 95051. For more information, visit www.nextopsoftware.com or call +1 408-830-9885.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- NextOp Announces BugScope Assertion Synthesis for Progressive, Targeted Verification
- NextOp Licenses BugScope Assertion Synthesis to Graphics Leader NVIDIA
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
- Semidynamics’ Aliado SDK Accelerates AI Development for RISC-V with Seamless ONNX Integration
Latest News
- NVIDIA Unveils NVLink Fusion for Industry to Build Semi-Custom AI Infrastructure With NVIDIA Partner Ecosystem
- InPsytech Joins Samsung SAFE™ IP Partner Program for Excellence in ONFI and UCIe IP Solutions
- Digital Media Professionals (DMP) Unveils Next-Generation Edge AI SoC “Di1” Integrating Advanced AI Inference and Precision Real-Time 3D Ranging Engine
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems