Neuromorphic Device with Low Power Consumption
By Maurizio Di Paolo Emilio, EETimes (August 1, 2022)
Compact, low–latency, and low–power computer systems are required for real–world sensory–processing applications. Hybrid memristive CMOS neuromorphic architectures, with their in–memory event–driven computing capabilities, present an appropriate hardware substrate for such tasks.
To demonstrate the full potential of such systems and drawing inspiration from the barn owl’s neuroanatomy, CEA–Leti has developed an event–driven, object–localization system that couples state–of–the–art piezoelectric, ultrasound transducer sensors with a neuromorphic computational map based on resistive random–access memory (RRAM).
CEA–Leti built and tested this object tracking system with the help of researchers from CEA–List, the University of Zurich, the University of Tours, and the University of Udine.
The researchers conducted measurements findings from a system built out of RRAM–based coincidence detectors, delay–line circuits, and a fully customized ultrasonic sensor. This experimental data has been used to calibrate the system–level models. These simulations have then been used to determine the object localization model’s angular resolution and energy efficiency. Presented in a paper published recently in Nature Communications, the research team describes the development of an auditory–processing system that increases energy efficiency by up to five orders of magnitude compared with conventional localization systems based on microcontrollers.
To read the full article, click here
Related Semiconductor IP
- TSMC CL015LV 150nm DDR DLL - 76MHz-380MHz
- TSMC CL015G 150nm DDR DLL - 57MHz-285MHz
- TSMC CL015G 150nm DDR DLL - 76MHz-380MHz
- TSMC CL018E 180nm DDR DLL - 57MHz-285MHz
- TSMC CL018E 180nm DDR DLL - 76MHz-380MHz
Related News
- Lattice Advances Low Power FPGA Leadership with New Small and Mid-range FPGA Offerings
- Gowin Semiconductor Takes Leadership Position in Always-on Low Power FPGAs with GW1NZ-ZV Device Production
- Spectral Design & Test Inc. Announces 3rd Generation 45RFSOI Low Power SRAM Targeted at the 5G Mobile Device SoC Market
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor