NeuReality Boosts AI Acelerator Utilization With NAPU
By Sally Ward-Foxton, EETimes (April 4, 2024)
Startup NeuReality wants to replace the host CPU in data center AI inference systems with dedicated silicon that can cut total cost of ownership and power consumption. The Israeli startup developed a class of chip it calls the network addressable processing unit (NAPU), which includes hardware implementations for typical CPU functions like the hypervisor. NeuReality’s aim is to increase AI accelerator utilization by removing bottlenecks caused by today’s host CPUs.
NeuReality CEO Moshe Tanach told EE Times its NAPU enables 100% utilization of AI accelerators.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
Related News
- Israeli AI Chip Startup Raises Seed Funding
- NeuReality unveils novel AI-centric platform to empower the growth of real-life AI applications
- IBM and NeuReality team up to build the next generation of AI inference platforms
- Samsung Ventures invests in Israeli AI systems and semiconductor company NeuReality
Latest News
- Signal Edge Solutions Joins AMD Embedded Partner Program
- MediaTek Develops Chip Utilizing TSMC’s 2nm Process, Achieving Milestones in Performance and Power Efficiency
- RISC-V: Shaping the Future of Mobility with Open Standards and Strong Partnership
- ARTE Debuts New MPEG-H Dialog+ Feature
- Omni Design Technologies Secures over $35 Million in Series A Funding to Advance Its Leadership in Wideband Signal Processing™ for the AI Data Revolution