NEC spins cores targeting high-definition television
NEC spins cores targeting high-definition television
By Michael Santarini, EE Times
May 3, 1999 (9:33 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990503S0003
NEC Electronics Inc. (Santa Clara, Calif.) has unveiled five internally developed macros targeted for HDTV: a color-space converter, digital video interface, variable-length decoder, video de-interlacer and video x-y scaler.
The company said all the cores are supported by NEC's 0.25-micron cell-based ASIC process technology, but plans are afoot to add the cores to NEC's 0.18- and 0.15-micron processes.
The color-space converter is designed for set-top boxes, PC-TV cards, digital TV receivers, digital cable-TV receivers and professional DTV equipment. The core supports clock rates up to 150 MHz as well as contrast and brightness adjustment of the input video. According to NEC, it also supports 8- or 10-bit input and is capable of independently generating either 8- or 10-bit output.
The digital video interface core, meanwhile, targets graphics and video-controller chips for digital video. It accepts digital video from either a vid eo interface port or a generic video bus carrying sync and video data. The core generates properly timed video data, sync signals and memory addresses to store the video in a frame buffer, NEC said. Users can program its output addresses with a start address and line pitch. It runs at speeds up to 150 MHz.
NEC's variable-length decoder forms the front end of an Advanced Television Systems Committee (ATSC) or MPEG-2 decoder. According to the company, the core performs full variable-length decoding of ISO/IEC 13818-2 streams. Inputs are CMOS-compatible data and clock, while outputs are fixed-length tokens to be processed by other components. The core supports bit rates up to 270 MHz.
The video de-interlacer converts interlaced video content in apps ranging from PC-TV cards to wide-screen projectors. The company said this core processes video spanning a range of input and output resolutions, from 8-bit color, standard-definition TV to 10-bit color HDTV.
Visit www.necel.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Complete Cost and Power Consumption Optimized Secure Set-Top Box Solution, Based on NEC Electronics EMMA3SL/LP MPEG-4 Standard Definition Digital TV Processor
- Global Unichip selects TranSwitch for Next-Generation HDMI supporting full-rate 3-D High Definition Television
- Peripheral IP Cores targeting Automotive applications are instantly licensable for extremely reliable performance
- Zoran Corporation Announces New Reference Design for High Quality, Cost Effective High Definition Televisions
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development