MAPPER and TSMC Take Next Step in Exploring Multiple E-beam Lithography for IC Manufacturing at 22 nanometer node and Beyond
Delft, The Netherlands / Hsinchu, Taiwan -- Ocotober 13, 2008 -- MAPPER Lithography and Taiwan Semiconductor Manufacturing Company (TSMC) signed an agreement, according to which MAPPER will ship its first 300 mm multiple-electron-beam maskless lithography platform for process development and device prototyping to TSMC. This platform gives TSMC the opportunity to take the next step forward in exploring multiple e-beam technology as a lithography option at 22 nanometer and more advanced process nodes.
Multiple e-beam maskless lithography uses over 10,000 electron beams working in parallel to directly write circuit patterns on a wafer, eliminating the need for the costly photomasks used in current lithography machines.
âThis is another huge step forward for MAPPERâ, said MAPPERâs CEO, Dr. Christopher Hegarty. âWe first demonstrated proof of principle of our massively parallel electron-beam maskless lithography technology concept in September 2007. In the near future we will be shipping our first 300 millimeter platform. We are very proud of this achievement. Having TSMC, the leading semiconductor foundry, as our launching customer for this project is a great honour for us. Their order also is a clear demonstration of TSMCâs expectation of our solution. Our whole team is fully committed to turning this opportunity for 22 nm manufacturing into a mature technology.â
Dr. Jack Sun, Vice President of Research and Development of TSMC said: âMAPPERâs technology holds great promise for cost-effective manufacturing at 22nm and beyond. We are therefore going to test MAPPERâs solution to see whether it will live up to its promise. Using this first tool we will be able to explore its viability for manufacturing. MAPPERâs solution is a serious candidate to become the future lithography standard.â
MAPPERâs technology
MAPPER develops lithography machines for the chip industry. These machines utilize a new and innovative technology with which the chips of the future can be made cost effectively. MAPPER´s machine provides a highly cost-effective way of making the next generation of chips because it significantly reduces costs by eliminating the photomask while simultaneously providing the ultimate in resolution and high productivity. MAPPERâs technology makes use of massively parallel electron beams (up to 13,000 beams in a full production system), thereby coupling the very high resolution and depth of field of electron beam with the promise of high throughput. Current lithography machines use photographic techniques to create minute electrical circuits smaller than 1/100th of a human hair on a silicon wafer. They use a mask which contains the blueprint of the chip and transfer this pattern on to a photosensitive layer (comparable to a photograph being exposed on film), however the photographic techniques have cost and resolution limitations for future generations of semiconductors.
About MAPPER Lithography
MAPPERâs offices are located in Delft, The Netherlands, near Delft University of Technology, one of the shareholders. MAPPER has a headcount of 160 people. Shareholders of MAPPER are besides Delft University of Technology professional investors â Capital-C Ventures, KT Venture Group, Quest for Growth and KBC Private Equity - and private investors.
About TSMC
TSMC is the worldâs largest dedicated semiconductor foundry, providing the industryâs leading process technology and the foundryâs largest portfolio of processproven libraries, IP, design tools and reference flows. The Companyâs total managed capacity in 2008 is to exceed nine million (8-inch equivalent) wafers, including capacity from two advanced 12-inch Gigafabs, four eight-inch fabs, one six-inch fab, as well as TSMCâs wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 40nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- eASIC Introduces a Maskless Customization Approach for No-NRE Structured ASIC
- TSMC Says Immersion Lithography Nearly Production Ready
- Fujitsu Microelectronics, e-Shuttle and D2S to Develop Maskless ICs
- Synopsys and TSMC Deliver Accurate Lithography Verification for 28nm Designs
Latest News
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
- EnSilica: New Contract Wins and Programme Upgrades
- Ceva Launches Next-Generation UWB IP with Extended Range and Higher Throughput
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
- Synopsys Launches Electronics Digital Twin Platform to Accelerate Physical AI System Development