Mosis offers IBM 90-nm process on MPW
Peter Clarke, EE Times
(05/09/2006 3:13 PM EDT)
MUNICH, Germany
(05/09/2006 3:13 PM EDT)
MUNICH, Germany
â The Mosis integrated circuit fabrication service has begun offering multi-project wafer (MPW) runs on 90-nanometer process technologies from IBM, according to Paul Double, managing director of EDA Solutions Ltd.
The process is the 9SF process, which comes in three variants, low power digital, standard digital and analog and RF, said Double. The first customer submission deadline is Dec. 4, 2006, according to the Mosis website.
To read the full article, click here
Related Semiconductor IP
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
- UALinkSec Security Module
- PUF-based Post-Quantum Cryptography (PQC) Solution
Related News
- Dolphin Integration first to achieve 0.84 pA per bit in SpRAM at the 90 nm uLL embedded flash process
- Dolphin Integration announces the availability of the new generation of SpRAM generator at 90 nm and 55 nm eFlash
- Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90 nm IC Design Flow
- Dolphin Integration announce the availability of the TSMC sponsored sROMet and DpRAM generators at 90 nm LP eFlash
Latest News
- OpenTitan Introduces New Membership Tiers and Deliverables to Accelerate Deployment
- ZeroPoint Technologies Appoints Brett Cline as Chief Executive Officer
- Neurophos Secures $110 Million Series A to Launch Exaflop-Scale Photonic AI Chips
- Akeana tapes out highest performance RVA23 Alpine test chip
- Access Advance Closes 2025 with Record Quarter: Eight Major Licensees, 100% Renewal Rate, Litigations Resolved