MorethanIP provides new Gigabit Ethernet IP solutions for programmable logic devices and ASIC
MorethanIP releases a 1000Base-X PCS (Physical Coding Sub-Layer) Core which can be used to develop multiport Gigabit Ethernet PHY devices. The Core implements the requirements of the IEEE802.3 Clause 32 specification, 1000Base-X autonegotiation and a MDIO interface with standard and extended management registers. The 1000Base-X PCS Core optionally implements a Gigabit PMA SERDES when implemented in an Altera GX CPLD or in an Altera Mercury ASSP providing a highly integrated solution.
MorethanIP releases a combined Gigabit Ethernet MAC / PHY in a Single Core solution. The Combined MAC / PHY Core integrate MorethanIP configurable 10/100/1000 Ethernet MAC core and MorethanIP new 1000Base-X PCS Core and can be implemented in Programmable Logic Devices or ASICs. With the the MAC / PHY Core the external PHY device typically implemented together with a MAC Device / Core which simplifies system design and reduces costs. When implemented in an Altera Stratix GX CPLD, the solution provides a 1.25Gbps serial MDI interface which can directly be connected to a backplane or an Optical transceiver. On the client interface, the MAC / PHY Core implements a simple FIFO interface which can be connected to all MorethanIP Telecom interface Cores (e.g. POS-PHY Level3) and to a wide range of Third Party Core.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- CoMira Solutions introduces its latest 1.6T Ethernet UMAC IP
- Creonic Adds oFEC Codec IP Core to Portfolio, Expanding High-Speed Networking Solutions for ASIC and FPGA
- MorethanIP 10 Gigabit Ethernet Solution Now Available for Altera PLDs
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack