More than Chiplets | Facebook Enters the Fray
By Don Scansen, EETimes (March 16, 2021)
Our chiplet discussion left off with the historical perspective that “this isn’t new.” Heterogenous integration, system-in-package (SiP) and the the related package level integrations have all been done before. Keen observers of technology are right to point out that everything old can be new again. Even though the multi-chip modules and hyrid circuits harkened back to the same point in history, we shouldn’t compare chiplets to bell bottom jeans.
To help differentiate chiplets from the conventional terminology in my last column, I “attended” a virtual Open Compute Project (OCP) workshop on chiplets last week. As it was defined on a few occasions in this workshop, chiplets will expand the multi-chip module concepts in a unique way to open up a completely new more than Moore roadmap.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- Chips&Media's 'WAVE' IP Successfully Enters the Global Mobile Market
- IoT Needs More Than Moore
- Xilinx Delivers the Industry's First 4M Logic Cell Device, Offering >50M Equivalent ASIC Gates and 4X More Capacity than Competitive Alternatives
- Memory Suppliers Account For More Than 60% of 300mm Wafer Capacity
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard