As Moore's Law slows, open hardware rises
Jessica MacNeil, EDN
April 04, 2014
At 8-years old, Andrew “Bunnie” Huang appreciated the fact that his Apple II came with schematics and source code because it allowed him to figure out how it worked.
“I was wondering what all these little black things on the board were and I would take the chips out and put them in backwards, even though my dad told me not to,” said Huang during his EE Live! 2014 keynote on open-source hardware and the future of embedded systems. “He was right; you don’t put the chips in backwards.”
Today that information is guarded and protected in the hardware industry and Huang, now a research affiliate at MIT who holds a PhD in electrical engineering from the school, realized this change wasn’t because hardware became too complex, but because it was too easy to improve, and Moore’s Law was tough to keep up with.
If Moore’s Law saw technology doubled every 18 months, that meant someone working on a linear improvement, like optimizing a process node, could be getting 80% performance improvement per year, and Moore’s Law would be shipping something better by year two.
“So the problem has been that sitting and waiting has actually been a viable strategy versus innovation,” said Huang. “This problem is particularly acute in hardware.”
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
- Can Open Source Hardware Emulate Linux?
- BSC develops four open-source hardware components based on RISC-V, contributing to open, reliable and high-performance safety-critical systems for industry
- Moore Microprocessor Portfolio (MMP) Inventor Files Lawsuit against TPL Group
Latest News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- JEDEC® Previews LPDDR6 Roadmap Expanding LPDDR into Data Centers and Processing-in-Memory