Modelware Introduces NPSI Core and CSIX-L1/NSPI Bridge
(NPC 2002 West, San Jose, CA – October 23, 2002) Modelware, a leading provider of Semiconductor Intellectual Property for the telecommunications and networking industry, announces the availability of its Network Processing Forum Streaming Interface (NPSI) core and a Common Switch Interface Specification – L1 (CSIX-L1) to NPSI bus interface bridge.
Modelware’s PluriBus™ NPSI Foundation core fully complies with the Network Processing Forum’s Streaming Interface standard and the Optical Internetworking Forum’s (OIF) SPI-4.2/POS-PHY L4 standard. Modelware’s PluriBus™ NPSI core implements all three modes of operation of the NPSI standard (including SPI-4.2) to enable customers’ devices to interface to framers, network processors, and switch fabrics. The core is easily customizable to support one, two, or all three modes of operation and provides an easy-to-use interface to the user’s logic.
The PluriBus™ NPSI Foundation core is built on Modelware’s proven and widely-used SPI-4.2 technology and can be targeted to both ASICs and FPGAs.
“Our long experience with SPI-4.2 has as allowed us to start far down the learning curve with NPSI”, said Anthony Dalleggio, Executive VP of Modelware. “As a result, we are able to provide in our first release of NPSI, the same advanced features and flexibility that is available in our mature SPI-4.2 products”.
The CSIX-L1/NPSI bridge combines Modelware’s PluriBus CSIX-L1 and NPSI cores to provide physical and logical translation between the two standards. The bridge also contains a configurable module that enables users to define the mapping for data and flow control frames between the two sides.
Modelware’s cores are delivered in a ready-to-use package including a comprehensive test environment, synthesis scripts, and device layout guidelines. Modelware’s NPSI ASIC license pricing starts at $75,000.
About the NPF’s Streaming Interface Standard
The Network Processing Forum’s (NPF) Streaming Interface (NPSI) supports the connection of pairs of networking processing devices such as Physical Layer devices (framers, mappers, and Ethernet MACs), network processing elements (NPE), and switch fabrics through 3 types of interfaces: Framer-NPE, NPE-NPE, and NPE-Fabric. The NPSI supports packets transfer at OC-192 rates. For more information, visit http://www.npforum.org .
About Modelware, Inc.
Modelware is a leading provider of Semiconductor Intellectual Property (SIP) for telecommunications and networking applications. Modelware’s SIP cores implement standards-based cell and packet protocols and interfaces. Modelware’s products enable networking and telecommunications semiconductor and systems manufacturers to bring standards-compliant products to market faster. For more information, visit www.modelware.com.
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related News
- Modelware Announces Availability of CSIX-NPSI SmartBridge™ for Interoperability of Network Processors and Switch Fabrics
- LEDA Systems ® and Modelware ® Announce Partnership for Silicon Proven SPI 4 Phase 2 Semiconductor IP providing 10 Gb/s Transport Solutions for Communications Systems-on-a-Chip.
- Xylon Announces logiSPI SPI to AXI4 Controller Bridge IP Core for Xilinx Zynq-7000 AP SoC and FPGAs
- Digital Blocks AMBA Peripherals I3C, I2C, eSPI, xSPI Controller IP Core Families Extend Leadership with enhancements containing feature-rich, system-level integration features.
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing