Mirabilis Design Signs OEM Agreement with Cadence to Deliver VisualSim for System-Level Modeling and Performance Optimization
Santa Clara, CA — June 23, 2025 – Mirabilis Design Inc. today announced an OEM agreement with Cadence Design Systems, Inc. to offer VisualSim Architect as part of Cadence’s system design portfolio. VisualSim provides enhanced system-level modeling, architectural exploration, and performance analysis for semiconductor and system design teams worldwide.
This partnership delivers advanced capabilities to empower engineers to make faster, more accurate design decisions at the earliest stages of development.
VisualSim: Enabling Early, Informed Decisions in System Design
VisualSim allows designers to construct executable system models of large mission-critical systems with combination of digital, RF, analog, network and software, to semiconductors containing processors, memory hierarchies, interconnects, and software applications. These models help engineering teams visualize the impact of architectural choices—such as core count, network bandwidth, RF jitters, interconnect topology, and task mapping—on power, latency, throughput, and resource utilization.
With VisualSim now part of Cadence’s solution suite, customers can:
- Rapidly explore architectural trade-offs without low-level coding
- Optimize performance and power consumption in complex SoCs and systems
- Simulate software and hardware interactions prior to RTL or board designs
- Identify bottlenecks across compute, storage, and communication early in the design flow
Executive Quote from Cadence
"Our customers are building increasingly complex systems that demand early and accurate analysis of performance, power, and resource utilization," said Yogesh Goel, Corporate Vice President, System Verification Group at Cadence. "What makes this agreement so strategic is that VisualSim brings a level of modeling efficiency and system insight that traditional, code-intensive tools struggle to match. This enables faster iteration, better collaboration across teams, and ultimately, more confident architectural decisions early in the design flow."
Executive Quote from Mirabilis Design
"Partnering with Cadence is a strategic leap forward in expanding the reach and impact of VisualSim," said Deepak Shankar, Founder of Mirabilis Design. "Cadence’s leadership in the EDA industry and strong customer relationships will make it significantly easier for system architects to adopt performance and power modeling as part of their design methodology. This agreement validates our mission—to normalize system-level design exploration—and accelerates our vision of enabling better, faster, and more energy-efficient products through early architectural decisions."
Unique Advantages of VisualSim
VisualSim differentiates itself through:
- Graphical modeling and simulation, reducing reliance on SystemC or C++ programming
- Hundreds of IP-accurate, pre-validated library blocks including processors, memory controllers, interconnects, network protocols, and AI accelerators
- Simultaneous analysis of performance, power, and timing across workloads
- Integrated task schedulers and software mapping for early HW/SW co-design
These features make VisualSim ideally suited for teams developing AI/ML processors, autonomous systems, 5G edge devices, and hyperscale computing platforms.
About Mirabilis Design
Mirabilis Design Inc. provides system-level modeling solutions that reduce the risk and time-to-market of complex electronic systems. VisualSim, the company’s flagship product, is used by hundreds of design teams worldwide for architecture exploration, performance optimization, and hardware/software co-design.
To learn more, visit www.mirabilisdesign.com
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- 5G-Advanced Modem IP for Edge and IoT Applications
- TSN Ethernet Endpoint Controller 10Gbps
- 13ns High-Speed Comparator with no Hysteresis
Related News
- Cadence Announces $200 Million Accelerated Share Repurchase Agreement
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
- Virage to base royalties on OEM savings
- Mentor Graphics and Atmel Announce OEM Agreement to Provide Design Flow for Programmable SoCs
Latest News
- proteanTecs Receives Strategic Investment from TOPPAN Group Venture Arm TGVP
- Altera Advances FPGA-Based Physical AI for Robotics and Edge Applications
- TES offers new High-Speed Comparator IPs for X-FAB XT018 - 0.18µm BCD-on-SOI technology.
- QuickLogic Reports Fiscal Fourth Quarter and Full Year 2025 Financial Results
- MIPS, GlobalFoundries Bet on Physical AI