MIPS Technologies Names Vice President of Engineering
MOUNTAIN VIEW, Calif., Nov. 29, 2004 - MIPS Technologies, Inc. (Nasdaq: MIPS, MIPSB), a leading provider of industry-standard processor architectures and cores for digital consumer and business applications, today announced it appointed Pat Hays as its new vice president of engineering.
Dr. Hays has long been a leading architect of real-time processors and brings over 20 years of semiconductor experience to MIPS Technologies, including engineering management roles at AT&T Bell Laboratories, PictureTel (Polycom) and, more recently, Lexra, Inc., a MIPS Technologies licensee. He co-founded Lexra, served for six years as its chief technology officer, and made it one of the first companies to develop fully synthesizable 32-bit RISC semiconductor IP. He also led Lexra's innovative DSP and network processor extensions to its RISC architecture.
Prior to Lexra, Dr. Hays' career highlights include his work as principal architect of Bell Labs' DSP32, the first DSP with floating point arithmetic, and his management of Bell Labs' DSP16, for years the world's fastest DSP. Millions of units of these DSPs have been shipped, and Hays won an ISSCC Best Paper Award for the DSP32 announcement. As director of hardware engineering, he managed PictureTel's second-generation video conferencing system, which established PictureTel as the industry leader. As director of VLSI at TranSwitch, he pioneered the application of programmable architectures to telecommunications.
Dr. Hays holds A.B. and Ph.D. degrees in physics from Harvard and M.I.T., respectively, and an M.S.E.E. from Virginia Polytechnic Institute. He holds seven patents and another three are pending.
"Pat Hays not only has considerable experience with the MIPS architecture and embedded processor engineering, but also brings with him entrepreneurial experience and the kind of 'outside-the-box' thinking that moves technology forward and provides innovative solutions to increasingly complex applications," said John Bourgoin, chairman and CEO of MIPS Technologies. "Pat's knowledge and expertise will help tremendously in the ongoing development of our technology strategy, and I am delighted to welcome him to the MIPS team."
"MIPS Technologies has emerged from the industry downturn firmly positioned to dominate 32-bit processor IP with the new MIPS32 24K product family," said Pat Hays. "It's a fantastic time to be joining MIPS. The future opportunity is spectacular."
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or www.mips.com.
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Ambiq Micro appoints Dale Hancock as Vice President of Engineering
- Kilopass Appoints Jen-Tai Hsu Vice President of Engineering
- Tortuga Logic Appoints Andrew Dauman Vice President of Engineering to Oversee Product Development, R&D
- Sankalp Semiconductor Appoints Sathish Kumar Ganesan as Vice President Engineering
Latest News
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs