MIPS Takes System-Level Approach to Physical AI
By Nitin Dahad, EETimes | March 4, 2025
MIPS has today introduced its MIPS Atlas portfolio, a product suite comprising compute subsystems and software platform to develop autonomous edge solutions addressing the market opportunity for physical AI: the ability to sense, think and act in real time to deliver on the promise of precision intelligent industrial robotics and autonomous mobility platforms.
This development is significant both for MIPS in that it is a big move up the value chain, utilizing its experience from the automotive and advanced driver assistance systems (ADAS) data processing world and translating it into the bigger market opportunity from physical AI; more broadly, in terms of how silicon IP vendors obtain more value from the rapid growth in semiconductors where the fabless model is often described as not fit-for-purpose anymore.
In a briefing with EE Times, MIPS CEO Sameer Wasson highlighted how he was taking MIPS out of the IP licensing realm, moving the company from simply licensing processor cores to delivering much higher value sub-systems and silicon, with reference silicon available in 1H2026, and early pilot runs in 2027. “We are targeting the robotics and autonomous mobility market, building sub-systems and thinking beyond just semiconductor market,” he said.
To read the full article, click here
Related Semiconductor IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- Data Movement Engine - Turnkey network compute subsystem for data movement applications.
- AI inference engine for real-time edge intelligence
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
Related News
- MIPS S8200 Delivers Software-First RISC-V NPU To Enable Physical AI at the Autonomous Edge
- GlobalFoundries to Acquire Synopsys’ Processor IP Solutions Business, Expanding Capabilities to Accelerate Physical AI Applications
- Ethernovia Raises Over $90 Million Series B to Scale Leading-Edge Autonomy and Physical AI Networking Chips
- Altium takes "Low-RISC" approach to 32-bit system development on FPGAs
Latest News
- PQSecure Collaborates with George Mason University on NIST Lightweight Cryptography Hardware Research
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025
- Fabless Startup Aheesa Tapes Out First Indian RISC-V Network SoC
- SmartDV and Mirabilis Design Announce Strategic Collaboration for System-Level Modeling of SmartDV IP