MIPS Takes System-Level Approach to Physical AI
By Nitin Dahad, EETimes | March 4, 2025
MIPS has today introduced its MIPS Atlas portfolio, a product suite comprising compute subsystems and software platform to develop autonomous edge solutions addressing the market opportunity for physical AI: the ability to sense, think and act in real time to deliver on the promise of precision intelligent industrial robotics and autonomous mobility platforms.
This development is significant both for MIPS in that it is a big move up the value chain, utilizing its experience from the automotive and advanced driver assistance systems (ADAS) data processing world and translating it into the bigger market opportunity from physical AI; more broadly, in terms of how silicon IP vendors obtain more value from the rapid growth in semiconductors where the fabless model is often described as not fit-for-purpose anymore.
In a briefing with EE Times, MIPS CEO Sameer Wasson highlighted how he was taking MIPS out of the IP licensing realm, moving the company from simply licensing processor cores to delivering much higher value sub-systems and silicon, with reference silicon available in 1H2026, and early pilot runs in 2027. “We are targeting the robotics and autonomous mobility market, building sub-systems and thinking beyond just semiconductor market,” he said.
To read the full article, click here
Related Semiconductor IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- Data Movement Engine - Turnkey network compute subsystem for data movement applications.
- AI inference engine for real-time edge intelligence
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- MIPS S8200 Delivers Software-First RISC-V NPU To Enable Physical AI at the Autonomous Edge
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- GlobalFoundries to Acquire Synopsys’ Processor IP Solutions Business, Expanding Capabilities to Accelerate Physical AI Applications
- Ethernovia Raises Over $90 Million Series B to Scale Leading-Edge Autonomy and Physical AI Networking Chips
Latest News
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
- AiM Future Partners with Metsakuur Company to Commercialize NPU-Integrated Hardware