MIPS plans tool additions to close compiler gap
MIPS plans tool additions to close compiler gap
By Chris Edwards, EE Times UK
March 5, 2002 (1:22 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020303S0005
MIPS Technologies plans to extend its work in software tools to help close the gap between the compiler and processor core technology. But the company is to stick with its model of not selling tools directly and will work with third parties. The model being used by MIPS is similar to that used by Intel to get support for its MMX and later instruction set extensions from third-party compilers. Intel licenses technology to the tool vendors. ARM Holdings, MIPS' main competitor, takes the approach of owning a full tool chain. Proposed extensions to the MIPS architecture will complicate the job of compiler writers. In response, the company is to write more software components to ensure that the compilers have the necessary optimisations available. Keith Diefendorff, vice-president of product strategy for MIPS, said: "There are critical pieces of software that MIPS has to invest in." Kevin Meyer, vice-president of marketing, added: & quot;They will be building blocks, not value-added software. We do some software development today. Our simulator is integrated into GreenHills' toolchain. Going forward, we will provide blocks ourselves to build optimised solutions." Diefendorff said: "If we don't make sure the enabling [software] technologies are in place, there is no sense in building high-performance cores."
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- SoC Standards Leader VSI Alliance Announces Plans to Close Operations
- Green Hills Software and Imagination Report Expanded Compiler and Tools Support for MIPS CPUs
- Siemens leverages AI to close industry’s IC verification productivity gap in new Questa One smart verification solution
- Arteris Bridges Hardware-Software Gap with New EDA Tool
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer