LSI Logic Unveils Industry's Highest Speed DDR-2 SDRAM Physical Layer Memory Interface
- High speed DDR-2 interface core and I/O provide customers a physical layer solution that is easily integrated into their ASIC
- Cuts time, cost and complexity of OEM product development
- Capability enables customers to develop next generation platforms using high performance, high density DDR-2 SDRAMs
-- LSI Logic Corporation (NYSE: LSI) today introduced a physical layer memory interface that can save customers months of development time while improving product performance with the industry's highest speed DDR-2 SDRAM technology. LSI Logic's new DDR-2 ASIC core is the first physical layer interface and I/O buffer to support 333MHz/667Mbps data speeds, enabling manufacturers of data storage, communications, multi-function printers, industrial and medical equipment to take advantage of the memory technology's superior density, bandwidth and lower cost.
LSI Logic's DDR-2 core with SSTL18 I/O interface buffer can be quickly and easily integrated with a customer's own logic for fast system-on-a-chip (SoC) designs. The DDR-2 is a pre-verified interface validated in silicon, significantly reducing the turnaround time and risk of chip development.
"LSI Logic has been highly successful with two generations of memory interface cores," said Jean Bou-Farhat, vice president, CoreWare(R) Division, LSI Logic Corporation. "The DDR-2 cores allow our customers to take advantage of the performance and cost benefits offered by DDR-2 SDRAM memory products. This new addition to the CoreWare library, combined with existing connectivity solutions, helps our customers design systems efficiently and quickly while also reducing risk."
LSI Logic's DDR-2 physical layer interface with pre-verified functionality, layout and timing closure combined with silicon validation, significantly reduces the risk and turnaround time of chip development. The SSTL18 I/O buffer, with features including On-Die Termination (ODT), impedance controlled driver, and precision duty cycle matching, provide an electrical interface of superior signal integrity ensuring optimal performance and first pass success. The DDR-2 cores and SSTL18 I/O are immediately available for customer design-ins and are easy to integrate into an ASIC design.
About CoreWare
The LSI Logic CoreWare IP library provides the industry's most comprehensive set of IP solutions that are of proven quality and are designed to work seamlessly with the standard-cell ASIC and RapidChip(TM) Platform ASIC design flows. Customers can leverage CoreWare IP solutions to significantly reduce risk and turn-around times with complex SoC designs. A dedicated worldwide IP support organization is available to assist customers in all aspects of CoreWare SoC design.
About LSI Logic Corporation
LSI Logic Corporation is a leading designer and manufacturer of communications, consumer and storage semiconductors for applications that access, interconnect and store data, voice and video. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035, http://www.lsilogic.com.
Notes to Editor:
1. All LSI Logic news releases (financial, acquisitions, manufacturing, products, technology etc.) are issued exclusively by PR Newswire and are immediately thereafter posted on the company's external website, http://www.lsilogic.com.
2. LSI Logic, the LSI Logic logo, CoreWare and RapidChip are trademarks or registered trademarks of LSI Logic Corporation.
3. Please do not assign a Reader Service number to this release.
SOURCE LSI Logic Corporation
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related News
- LSI Samples New Generation of 65nm Physical Layer IP for Hard Disk Drives
- Arasan Announces Advanced Process Nodes for High Performance SD Card UHS-II Physical Layer Interface
- MIPI Alliance Completes Development of A-PHY v1.0, an Industry-Standard Long-Reach SerDes Physical Layer Interface for Automotive Applications
- IEEE Adopts MIPI A-PHY, First Industry-Standard, Long-Reach SerDes Physical Layer Interface for Automotive Applications
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing