Leti Strains to Improve FDSOI
Peter Clarke
12/17/2015 10:44 AM EST
LONDON—French research institute CEA-Leti has reported on two techniques to put local strain in the silicon channel of a fully-depleted silicon-on-insulator (FDSOI) manufacturing process.
STMicroelectronics and Globalfoundries are championing the FDSOI process as a means to achieve world-class energy efficiency in leading edge integrated circuits without the complexity and expense of FinFET manufacturing.
To read the full article, click here
Related Semiconductor IP
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
- 112G Multi-SerDes
- SHA3 Cryptographic Hash Cores
Related News
- Leti and STMicroelectronics Demonstrate Order-of-Magnitude-Faster FD-SOI Ultra-Wide-Voltage Range DSP
- Leti launches new Silicon Impulse FD-SOI Development Program, to Help Designers Broaden the Use of FD-SOI for Low-power Applications
- LETI Develops 3D Network-on-Chip to Improve High-Performance Computing
- Rapidus Announces Strategic Collaboration with Keysight To Improve Yield and Achieve High-Precision PDK For 2nm GAA Semiconductors
Latest News
- JEDEC’s SOCAMM2: Low Power Compact LPDDR5X Modules Poised to Power Next-Gen AI Servers
- Arm Accelerates the Edge AI Revolution with Easy, Low-Cost Access to Armv9 Platforms through Arm Flexible Access
- NEXT Semiconductor Announces Availability of its' Full Waveform Capture Digital LiDAR Processor
- Soitec and CEA partner to develop automotive cybersecurity with advanced FD-SOI technology
- Alphawave Semi Achieves 2025 TSMC OIP Partner of the Year Award for High-Speed SerDes IP