Leti Strains to Improve FDSOI
Peter Clarke
12/17/2015 10:44 AM EST
LONDON—French research institute CEA-Leti has reported on two techniques to put local strain in the silicon channel of a fully-depleted silicon-on-insulator (FDSOI) manufacturing process.
STMicroelectronics and Globalfoundries are championing the FDSOI process as a means to achieve world-class energy efficiency in leading edge integrated circuits without the complexity and expense of FinFET manufacturing.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- Leti and STMicroelectronics Demonstrate Order-of-Magnitude-Faster FD-SOI Ultra-Wide-Voltage Range DSP
- Leti launches new Silicon Impulse FD-SOI Development Program, to Help Designers Broaden the Use of FD-SOI for Low-power Applications
- LETI Develops 3D Network-on-Chip to Improve High-Performance Computing
- Leti's FD-SOI Lesson: Build Ecosystems
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor