Leti Strains to Improve FDSOI
Peter Clarke
12/17/2015 10:44 AM EST
LONDON—French research institute CEA-Leti has reported on two techniques to put local strain in the silicon channel of a fully-depleted silicon-on-insulator (FDSOI) manufacturing process.
STMicroelectronics and Globalfoundries are championing the FDSOI process as a means to achieve world-class energy efficiency in leading edge integrated circuits without the complexity and expense of FinFET manufacturing.
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- SD4.x UHSII
Related News
- Leti and STMicroelectronics Demonstrate Order-of-Magnitude-Faster FD-SOI Ultra-Wide-Voltage Range DSP
- Leti launches new Silicon Impulse FD-SOI Development Program, to Help Designers Broaden the Use of FD-SOI for Low-power Applications
- LETI Develops 3D Network-on-Chip to Improve High-Performance Computing
- CEA-Leti and Soitec Announce Strategic Partnership to Leverage FD-SOI for Enhanced Security of Integrated Circuits
Latest News
- Mixel Supports Automotive SerDes Alliance (ASA) Motion Link SerDes IP
- Alphacore is gearing up for a high-impact presence at the 2025 Diminishing Manufacturing Sources and Material Shortages & Parts Management Consortium
- SpaceX Acquires Akoustis’s IP, Murata and RadRock Dominate Q2 2025 RF Front-End Patent Activity
- The TekStart Group Enters into Distribution Agreement with Techno Mathematical to Promote Advanced Hardware and Software CODEC Solutions
- Alchip Introduces 2nm Design Platform