Kaben Licenses Programmable Clock Generator in TSMC 0.18um Digital CMOS
"Versatile Clock to Generate Output Frequencies from 1 and 120MHz in 1kHz steps."
Ottawa, ON - September 22, 2003 - Kaben Research Inc., a developer of mixed-signal, intellectual property (IP) blocks for wireless manufacturers, announced today that they have licensed to a lead customer a Programmable Clock Generator in TSMC 0.18mm pure digital CMOS.
The Kaben KR-PCG-120-TS18 Clock Generator accepts a crystal frequency input from 10 to 50MHz and generates a low jitter output between 1 and 120MHz in steps of less than 1kHz. The output frequency range is from 12 times to 1/64th of the crystal reference frequency. The cell can be used to clock Microprocessors, DSPs, Digital Logic, A/Ds, and D/As. The product is designed in a process that has only digital CMOS available which allows the IP cell to be dropped into low cost designs.
"Kaben's Clock Generator IP block enables SoC manufacturers to use a single low-power design across most of their products." said Seste Dell'Aera, Kaben's VP Marketing. "The fine resolution and wide frequency range offer a tremendous flexibility to the system designer."
About Kaben
Kaben Research is an IP company focused on design, development, and licensing of mixed-signal building blocks that are key to creating future SoC products. The company delivers high-performance, proven IP blocks to SoC manufacturers in the wireless communications market that significantly reduce risk, cost, and time to market. For more information, please visit www.kabenresearch.com.
Related Semiconductor IP
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G ZX (e.g., Telecom)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 100G ZX (e.g., Telecom)
- Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP
- Long-Reach (LR) Multi-Standard-Serdes (MSS) IP
Related News
- Kaben Synthesizer Clock IP Successfully Deployed at Atsana.
- Cypress to Provide Programmable Clock Generator Timing Solutions For Rambus XDR Memory Systems
- Lattice Semiconductor Announces ispClock5600 Programmable, Zero-Delay Clock Generator Devices
- True Circuits Introduces New Line of High Resolution Clock Generator PLLs
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale