IP Software Integration Left Out in the Cold
Brian Bailey, Engineering Consultant & EETimes DesignLine contributing editor
EETimes (7/19/2013 11:40 AM EDT)
We are getting close to the end of the series of questions about IP that I asked the industry back in June. But don't fear: I did a whole roundtable on the subject at DAC and will be bringing that to you before long.
Last week I asked about IP theft and protection. One thing that has been happening in the IP market is that the average block size has been getting larger. In the early days of reuse, blocks were fairly small, but today many IP blocks are complete subsystems carrying an extensive amount of software. I asked about the ease with which that software can be integrated. Below are the answers I received
To read the full article, click here
Related Semiconductor IP
- Lightweight and Configurable Root-of-Trust Soft IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
Related News
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
- Siemens & Alphawave Semi partner for AI silicon IP
- Xilinx Unveils Disruptive Integration and Architectural Breakthrough for 5G Wireless with RF-Class Analog Technology
- Cadence Delivers Foundry-Enabled In-Design and Signoff Lithography Simulation Integration with ASML
Latest News
- Cadence to Acquire Arm Artisan Foundation IP Business
- Shifting Sands in Silicon by Global Supply Chains
- VeriSilicon Launches Ultra-Low Power OpenGL ES GPU with Hybrid 3D/2.5D Rendering for Wearables
- Vertex Growth commits €10M in Dolphin Semiconductor
- AMD Achieves First TSMC N2 Product Silicon Milestone