IP Software Integration Left Out in the Cold
Brian Bailey, Engineering Consultant & EETimes DesignLine contributing editor
EETimes (7/19/2013 11:40 AM EDT)
We are getting close to the end of the series of questions about IP that I asked the industry back in June. But don't fear: I did a whole roundtable on the subject at DAC and will be bringing that to you before long.
Last week I asked about IP theft and protection. One thing that has been happening in the IP market is that the average block size has been getting larger. In the early days of reuse, blocks were fairly small, but today many IP blocks are complete subsystems carrying an extensive amount of software. I asked about the ease with which that software can be integrated. Below are the answers I received
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
- Hisense selects their SoC Fabric for IoT from Dolphin Integration
- Dolphin Integration offers a live webinar on the proven recipe for uLP SoC
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers