Few Surprises as Intel, GloFo Detail Process Technologies
Dylan McGrath, EETimes
12/7/2017 02:01 AM EST
SAN FRANCISCO — Intel detailed plans to use cobalt for some interconnect layers at 10nm, while Globalfoundries offered specifics on how it will utilize extreme ultraviolet (EUV) lithography for the first time at the 7nm node in dueling process technology presentations at one of the most hotly anticipated sessions at the IEEE International Electron Device Meeting (IEDM) here.
Intel will use cobalt in on the bottom two layers of its 10nm interconnect to get a five to 10 fold improvement in electromigration and a two-fold reduction in via resistance. It represents the first time a chip maker has detailed plans to introduce cobalt — a brittle metal long considered a promising dielectric candidate — in a process, according to G. Dan Hutecheson, chairman and CEO of VLSI Research.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
- BrainChip Tapes Out AKD1500 Chip in GlobalFoundries 22nm FD SOI Process
- Synopsys Delivers Certified EDA Flows and High-Quality IP for Intel 16 Process
- Siemens' Calibre platform now certified for IFS' Intel 16 process technology
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects