India's SCL turns to ASIC design services
![]() | |
EE Times: India's SCL turns to ASIC design services | |
K.C. Krishnadas (10/10/2005 9:48 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=171204270 | |
BANGALORE, India Semiconductor Complex Ltd. (SCL), a government-owned fabrication facility, has turned to ASIC design services in recent times, and has formed a business relationship with an undisclosed U.S. fabless semiconductor company. SCL manufactures ICs and MEMS on six-inch diameter wafers. Business was largely limited to government agencies and so in recent times, it has turned to ASIC design services and VLSI design education services. The unnamed U.S. customer is focused on power management, amplifiers and optoelectronics. SCL said it has delivered two designs and is working on three more in the power management domain. “Developing analog and mixed-signal ASICs is our niche business and about eight are developed and supplied each year. The plan is to increase the number to 10 in this year and thereafter to between 15 and 20 ASICs in another couple of years,” said D.N. Singh, executive director of VLSI, at SCL, Mohali, near Chandigarh in northern India. Since SCL was declared a national facility for MEMS manufacture under India’s national “Smart Materials” project, the company has augmented its CMOS wafer fabrication facility to take up MEMS fabrication. “In MEMS, our main focus is on the development of sensors, accelerometers, microneedle arrays and RF MEMS,” Singh said. The tie-ups SCL was seeking with established MEMS firms for technology transfer with volume production buy-back arrangements has not happened, though it did conduct negotiations with two undisclosed European MEMS firms.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. | Your California Privacy Rights | Terms of Service | |
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- MediaTek Delivers 112G Long Range SerDes IP, Silicon-Proven on 7nm for ASIC Services
- EnSilica and Macnica Europe GmbH Sign Distribution Agreement for Custom ASIC Design and Supply Services
- Alchip Technologies Offers 3nm ASIC Design Services
Latest News
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge
- Dnotitia Unveils VDPU IP, the First Accelerator IP for Vector Database
- Ambient Scientific AI-native processor for edge applications offers 100x power and performance improvements over 32-bit MCUs
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer