Imsys develops RISC-V core, looks to AI in space
By Nick Flaherty, eeNews Europe (March 1, 2024)
Imsys in Sweden has developed a RISC-V processor core and is part of a project to develop an AI accelerator in space.
Imsys points to a general EU strategy to invest more in the open RISC-V technologyt to strengthen technical independence, stimulate economic growth and increase the pace of innovation, and Imsys is currently applying for EU projects where this is a strength.
RISC-V is also important for designers building chips for space applications, where Imsys works with the Swedish Space Agency and Frontgrade Gaisler and the European Space Agency (ESA).
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Codasip looks to Silicon Creations’ PLL to drive RISC-V Automotive Safety-Critical Core
- Andes Technology Further Expands Long-term Collaboration with Sequans Communications with AndesCore™ A25MP and N25F RISC-V CPU Core Licenses
- Andes Technology Announces D23-SE: A Functional Safety RISC-V Core with DCLS and Split-Lock for ASIL-B/D Automotive Applications
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP