Improv Jazzes up DSP core for ARM on-chip bus
![]() |
Improv Jazzes up DSP core for ARM on-chip bus
By Michael Santarini, EE Times
December 17, 2001 (9:57 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011217S0017
ARM Ltd. and Improv Systems have collaborated to make Improv's configurable DSP core, Jazz, work with ARM's Amba Multi-Layer AHB on-chip bus. The result, said the companies, is the first licensable, configurable DSP core to be specifically optimized for the latest version of AHB, yielding a better fit with ARM microprocessors.
Also, ARM and Improv said they are developing a co-simulation solution that will let developers verify hardware and software working together on an integrated SoC platform.
Separately, ARM also said it has enhanced its developers' suite to support the company's Jazelle technology for Java hardware acceleration. Version 1.2 also supports the latest ARM microprocessor cores and the Linux operating system. Host support for Red Hat Linux means that Linux users can use this software for the first time.
ARM and Imrov have teamed up before, optimizing Jazz to work with the original AHB spec. The result was a ref erence platform for voice-over-packet designs, available as part of Improv's Accapella kit, which includes a development board implementing Improv's configurable DSP cores and interfaces directly with the ARM Integrator board.
The Multi-Layer AHB improves on the original Amba interconnect by reducing latencies and increasing the bus bandwidth available to multimaster systems. The bus lets designers create various interconnect structures for complex multimaster systems without having to fix the allocation of all system resources at the hardware design stage, ARM said.
The Multi-Layer AHB is compatible with the current Amba 2.0 spec but increases the choice of architectures available. It is supported by a range of products from ARM.
The work on a joint verification environment will link ARM and Improv simulation and debugging capabilities, allowing the verification of hardware and software running on a joint Jazz and ARM core-based SoC. The companies promise an intuitive environment tha t will cut time-to-market by enabling software verification to start earlier in the process. Verifying actual software on the hardware design before prototype will boost confidence that the system will operate as expected when manufactured, the companies said.
The Amba Multi-layer AHB support and co-verification environment will be available from Improv in the first half of 2002. See www.improv.com.
The company said the revised suite is compatible with previous versions of ARM development tools. It is available from ARM and its distribution network, priced at $6,500 for a floating license and $5,500 for a node-locked license. See www.arm.com for more information.
---
Core-brokering and marketing firm Voyageur Technical Sales Inc. has signed a representation agreement with core vendor Amphion Semiconductor Ltd. (Belfast, Northern Ireland). Voyageur and Amphion, formerly known as ISS, will work to secure d esign wins for Amphion and push Amphion's semiconductor intellectual property, the companies said.
Voyageur, which calls itself a "chipless distributor," gives IP vendors more visibility in the design community (see Oct. 22, page 94). Amphion is its first customer, though more announcements are in the works. See www.voyageurtech.com.
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related News
- ARM, Improv to optimize DSP core for on-chip bus, create co-simulation system
- China Gears Up for Chip Dumping, Ex-DoC Official Says
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Intel and Arm Team Up to Power Startups
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing