Icera reveals ChipIdea as design partner
Peter Clarke, EE Times
(05/09/2006 6:20 AM EDT)
MUNICH, Germany — Chip Microelectronica SA, a provider of analog and mixed-signal semiconductor circuits in the form of intellectual property, designed a key part of the Livanto mobile communications baseband chip offered to the market by Icera Inc.
The Livanto baseband, which can process HSDPA multimedia signals at up to 7.2-Mbits per second, in fact comprises two die in a single package. While Icera's engineering team designed the digital chip ChipIdea (Lisbon, Portugal) designed the analog baseband chip included in the same package, according to Stan Boland, president and chief executive officer of Icera Inc. (Bristol, England).
(05/09/2006 6:20 AM EDT)
MUNICH, Germany — Chip Microelectronica SA, a provider of analog and mixed-signal semiconductor circuits in the form of intellectual property, designed a key part of the Livanto mobile communications baseband chip offered to the market by Icera Inc.
The Livanto baseband, which can process HSDPA multimedia signals at up to 7.2-Mbits per second, in fact comprises two die in a single package. While Icera's engineering team designed the digital chip ChipIdea (Lisbon, Portugal) designed the analog baseband chip included in the same package, according to Stan Boland, president and chief executive officer of Icera Inc. (Bristol, England).
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- IC’Alps joins Intel Foundry Accelerator program as Value Chain Alliance (VCA) and Design Services Alliance (DSA) partner
- Orthogone Becomes Texas Instruments Design Partner
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development