IBM, Intel Propose Innovative Extension To Popular PCI Express Computing Standard
INTEL DEVELOPER FORUM, San Francisco, Sept. 27, 2006 – IBM and Intel Corporation, with support from dozens of other companies, have developed a proposal to enhance PCI Express* technology to address the performance requirements of new usage models, such as visualization and extensible markup language (XML).
The proposal, codenamed “Geneseo,” outlines enhancements that will enable faster connectivity between the processor -- the computer’s brain -- and application accelerators, and improve the range of design options for hardware developers. Applications that will benefit include visualization, such as complex weather modeling; math and physics, such as data intensive financial applications; and content processing, such as the encryption and decryption of communications infrastructure data.
“IBM is co-founding a new open standard for attaching accelerators and co-processors to server platforms,” said Dr. Tom Bradicich, IBM fellow and chief technology officer, System x™ and BladeCenter® Servers. “Like PCI-X, InfiniBand and PCI Express, this new architecture defines a standards-based approach for improving general purpose server accessibility within new and emerging application areas, such as encryption, visualization, XML and complex mathematical modeling.”
“Five years ago Intel, along with IBM and other industry leaders, laid out a 10-year vision for an open, standards-based interface for the entire computer industry,” said Pat Gelsinger, senior vice president, general manager, Intel’s Digital Enterprise Group. “In 2004, PCI Express was the first step and today is the overwhelming choice for desktop, mobile and server systems. Geneseo is the next step in this vision and will address new requirements and opportunities that come with next-generation platforms.”
Geneseo is supported by key technology companies including Adaptec Inc., AGEIA Technologies Inc., Altera Corporation, Broadcom Corporation, Celoxica, Cisco Systems, ClearSpeed Technology, Dell, EMC Corporation, Emulex Corporation, HP, Integrated Device Technology Inc., Lecroy Corporation, Linux Networx, LSI Logic, Mellanox Technologies, Myricom, NetEffect, Novell, NVIDIA, PLX Technology, PMC-Sierra, QLogic, Sun Microsystems, Synopsys, Tektronix, Xambala Inc., Xilinx Inc. and Xtreme Data.
PCI Express technology was first delivered in client and server computing platforms in 2004. Its introduction signaled the transition of computing platform I/O from the parallel bus model that had existed since the PC industry’s inception to a high-speed, serial I/O standard. Since this time, millions of PCI Express-enabled platforms and devices have been delivered to customers, and PCI Express has emerged as the industry’s choice for platform I/O and internal interconnect connectivity.
About the Intel Developer Forum
IDF, now in its 10th year, is the premier global technology forum for hardware and software developers to confer on Intel-based platforms, technologies and solutions, and the new usage models they enable. Visit www.intel.com/idf for more information.
Intel, the world leader in silicon innovation, develops technologies, products and initiatives to continually advance how people work and live. Additional information about Intel is available at www.intel.com/pressroom.
For more information about IBM, go to www.ibm.com
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Xilinx and IBM First to Double Interconnect Performance for Accelerated Cloud Computing with New PCI Express Standard
- Avery Design Launches PCI Express 6.0 Verification IP to Enable Early Development, Compliance Checking for New Version of Standard
- The virtual component "FLIP8051 Typhoon" launches the 16 bit extension of the most popular processor: Keil Software provides a complete application development in µVision2 with hardware from Raisonance
- NVM Express Delivers 1.2 Specification with New Data Center and Client Features for PCI Express Solid-State Drives
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing