Huawei is hurrying to build a wafer fab
By Peter Clarke, eeNews Analog
August 24, 2020
Communications giant Huawei Technologies Co. Ltd. is hurrying to build a wafer fab capable of running 45nm CMOS manufacturing process, according to unsubstantiated Chinese social network reports.
Huawei is the largest communications equipment company in the world and a pioneer of 5G, but also a central actor in worsening trade tension between the US and China. The crippling embargo denying chips to Huawei, imposed and tightened by the US in 2020 (see US government reinforces Huawei chip embargo ), is causing Huawei smartphone and equipment businesses to stall for lack of chips.
Previously the company's semiconductor subsidiary HiSilicon designed the chips and used foundry Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) to get them made. The US is saying both design and manufacture depend on US technology and are not allowed without a special license.
To try and circumvent embargo Huawei has finalized plans to establish a wafer fab with the first production line due to be finalized by the end of 2020. The plan is codenamed "Project Tashan" meaning courage, daring or attitude, depending on your dictionary.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- SMIC Shanghai Starts Construction of a New 12-Inch Wafer Fab
- Slow India may lose Cricket wafer fab
- Taiwan Maintains Largest Share of Global IC Wafer Fab Capacity
- Taiwan Maintains The Largest Share of Global IC Wafer Fab Capacity
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025