How Much Will That Chip Cost?
Ed Sperling, SemiEngineering
March 27th, 2014
From the leading edge of design to older process nodes, development costs are being contained much better than the initial reports would indicate. But not always for the obvious reasons.
From the most advanced process nodes to the trailing edge of design there is talk about the skyrocketing cost of developing increasingly complex SoCs. At 16/14nm it’s a combination of multi-patterning, multiple power domains and factoring in physical and proximity effects. At older nodes, it’s the shift to more sophisticated versions of the processes and new tools to work within those processes.
Despite an industry-wide sense of despair, though, progress is being made on all fronts—either with tools or methodologies or platform approaches that rely heavily on reuse. While projections show it will cost as much as $300 million to develop new SoCs at the leading edge (see chart below), the real numbers are generally much lower—generally between $20 million and $50 million, providing there is plenty of reusable IP. And at older nodes, improvements in processes can allow chipmakers to stay exactly where they are and still eke one or two generations of devices out of the same node. It’s not all good news — it’s still expensive, difficult and often frustrating — but neither is it all bad news.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- DAC 2011: How to Respond to the ITRS SoC Design Cost Slide
- Intel Holds Qualcomm at Bay to Lead 2012 Embedded Processor Vendor Share Ranking, But for How Much Longer?
- How Will Deep Learning Change SoCs?
- How will Intel's purchase of Altera affect embedded space?
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications