Intel ramps hardware-software codesign research
Peter Clarke, EETimes
3/17/2011 6:27 AM EDT
"It's a closed research project but it's going really well," said Professor Martin Curley, director of Intel Labs Europe, speaking at a press event here.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Space Codesign Introduces the First Virtual Platform Technology Supporting Hardware/Software Codesign for FPGA Based on ARM Cortex-A9
- STMicroelectronics selects Cadence's Virtual Component Co-Design (VCC) <!-- verification -->
- TNI and Valiosys develops system level formal verification and co-design solutions.
- Codesign, co-verification applied to DSP core
Latest News
- Arasan acheives the Industry's First ASIL-D Certification for its CAN XL IP Core
- Quintauris and Elektrobit Partner to Enable Reliable RISC-V Solutions for Automotive
- Wind River Joins the CHERI Alliance and Collaborates with Innovate UK to Accelerate Cybersecurity Innovation
- Arteris and MIPS Partner to Accelerate Development for Physical AI Platforms
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems