Hantro MPEG-4 codec will be added to MIPS cores
Hantro MPEG-4 codec will be added to MIPS cores
By Peter Clarke, EE Times
October 13, 2000 (11:03 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001013S0011
LONDON Hantro Products Ltd., a Finnish developer of intellectual property, is working with MIPS Technologies Inc. (Mountain View, Calif.) to integrate its MPEG-4 codec with MIPS' 4K family of 32-bit processor cores. Together, the codec and processor cores are expected to form a hardware platform for next-generation screen phones, set-top boxes, Internet appliances, and videoconferencing equipment. Hantro (Oulu, Finland) said its technology will provide high-quality video decoding and encoding at a rate of 15 frames per second. The licensable core can be applied to systems ranging from handheld displays to full-sized televisions, the company said. The codec is configurable and can be scaled from primarily a software implementation to a predominately hardware implementation. When used in combination with MIPS Technologies' licensable cores, the companies said they will be ab le to develop a wide range of hardware solutions. "Hantro is pleased to enter the MIPS Alliance Program and partner to deliver next-generation codec technology," said Eero Kaikkonen, president and chief executive officer of Hantro. "We chose MIPS due to its strong presence in relevant product categories such as handheld PCs, set-top boxes, and Internet infrastructure."
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- MPEG LA Announces Call for Patents Essential to Multiview Video Codec (MVC)
- MPEG LA Announces Call for Patents Essential to VP8 Video Codec
- Audio Codec IP - 40 nm: Dolphin Integration passed TSMC IP9000 Level 4 qualification at Low Power process
- Next Generation Video Codec Standard Proposed: MPEG Video Coding for Machines (VCM)
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP