Graphcore Supercharges IPU with Wafer-on-Wafer
By Sally Ward-Foxton, EETimes (March 3, 2022)
Graphcore unveiled its third-generation intelligence processing unit (IPU), the first processor to be built using 3D wafer-on-wafer (WoW) technology.
Codenamed the Bow IPU, Graphcore’s new AI processor achieves up to 40% higher performance and 16% better power efficiency than the previous (non-WoW, but otherwise identical) product, launched in 2020.
“Wafer-on-wafer technology sets a direction in terms of where Graphcore is heading,” said Graphcore CEO Nigel Toon. “We’ve been working very closely with TSMC on this technology, developing this over the last two years. We’ve been in extensive production qualification over the last year with very detailed testing for reliability, and we’re now at the stage where this technology is ready for full volume production.”
Graphcore plans to drastically increase its price/performance metrics by offering the new parts at the same price as the old ones. Customers can swap over to Bow IPUs without making any software changes, the company said.
Graphcore also announced that it will use future generations of WoW IPU to build a product it calls the Good Computer, an ultra-intelligence AI supercomputer product capable of 10 ExaFLOPS, in response to customer demand.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- Synopsys VCS Used by Graphcore to Verify Next-Generation Colossus GC200 IPU
- Analog Bits Provides Enabling IP for Graphcore IPU-Machine M2000
- ARM Supercharges MCU Market with High Performance Cortex-M7 Processor
- Graphcore Secures $30m to Accelerate Artificial Intelligence
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard