Get2Chip synthesis linked to Verplex formal tool
Get2Chip synthesis linked to Verplex formal tool
By Michael Santarini, EEdesign
November 6, 2001 (4:47 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011106S0059
SAN MATEO, Calif. The tools of ASIC synthesis startup Get2Chip Inc. and formal verification vendor Verplex Systems Inc. have been linked under a partnership between the two companies. The companies said they have established a "seamless" flow between Get2Chip's Volare synthesis tool and Verplex's Conformal logic equivalence checker. Get2Chip and Verplex are working to head off tool interoperability problems. The net result, the companies said, ensures that Conformal can directly process Verilog RTL generated from Volare's high-level synthesis, a user's hand-coded Verilog, and the gate-level netlist produced by Volare. Users can enter the joint flow at the architectural, RTL or gate levels and do equivalence checks between the gate-level netlist at any given step back to the original RTL, as well as RTL-to-RTL and gate-to-gate.
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related News
- NEC Corporation Standardizes on Verplex Formal Verification Tools
- Xilinx, Verplex Collaborate to Provide Formal Verification At Various Stages of FPGA Design Flow
- Verplex Formal Verification Software Chosen by Tensilica
- Verplex First With Formal Verification of Complex Datapath
Latest News
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- Intel Financial Risks, Layoffs, Foundry Ambitions
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- China Takes the Lead in RF Front-End Patent Activity: RadRock and Others Surge Behind Murata
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®