Get2Chip synthesis linked to Verplex formal tool
Get2Chip synthesis linked to Verplex formal tool
By Michael Santarini, EEdesign
November 6, 2001 (4:47 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011106S0059
SAN MATEO, Calif. The tools of ASIC synthesis startup Get2Chip Inc. and formal verification vendor Verplex Systems Inc. have been linked under a partnership between the two companies. The companies said they have established a "seamless" flow between Get2Chip's Volare synthesis tool and Verplex's Conformal logic equivalence checker. Get2Chip and Verplex are working to head off tool interoperability problems. The net result, the companies said, ensures that Conformal can directly process Verilog RTL generated from Volare's high-level synthesis, a user's hand-coded Verilog, and the gate-level netlist produced by Volare. Users can enter the joint flow at the architectural, RTL or gate levels and do equivalence checks between the gate-level netlist at any given step back to the original RTL, as well as RTL-to-RTL and gate-to-gate.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- NEC Corporation Standardizes on Verplex Formal Verification Tools
- Xilinx, Verplex Collaborate to Provide Formal Verification At Various Stages of FPGA Design Flow
- Verplex Formal Verification Software Chosen by Tensilica
- Verplex First With Formal Verification of Complex Datapath
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack