Verplex Formal Verification Software Chosen by Tensilica
MILPITAS, Calif.--(BUSINESS WIRE)--March 13, 2002--Tensilica® Inc., the leading supplier of extensible, configurable processor intellectual property (IP), has selected Verplex(TM) Systems, Inc. for formal verification software. The company uses the Verplex Conformal(TM) Logic Equivalence Checker (LEC), and suggests the Verplex design flow to its customers. In addition, Tensilica provides Conformal LEC files to customers along with its semiconductor intellectual property.
"Tensilica customers demand high-performance verification tools," says Kaushik Sheth, chief engineer at Tensilica. "Our experience to date with Verplex' Conformal LEC makes it easy for us to suggest it to our customers as well."
"Tensilica is an important partner and a customer with rigorous requirements," adds Tom Senna, vice president of Marketing and Business Development. "We're pleased that Tensilica has successfully verified its products using Conformal LEC and is willing to recommend it to its customers."
For more information about Verplex' support for Tensilica, contact Bassilios Petrakis, Verplex technical business manager, at (408) 586-0362 or via email at petrak@verplex.com. More details about Verplex can be found at its Web Site: http://www.verplex.com.
About Verplex
Verplex Systems Inc. is an electronic design automation (EDA) company focused on delivering the highest speed, highest capacity and easiest to use formal verification products for complex system-on-chip (SOC) design. Founded in 1997, it is privately held and funded by leading venture capital firms. Corporate headquarters is located at 300 Montague Expressway, Suite 100, Milpitas, Calif. 95035. Telephone: (408) 586-0300. Facsimile: (408) 586-0230. Email: info@verplex.com. Online information is found at its web site: http://www.verplex.com.
Verplex, Conformal and BlackTie are trademarks of Verplex Systems Inc. All other companies and products referenced herein are trademarks or registered trademarks of their respective holders.
Contact:
For Verplex Systems:
Nanette Collins
(617) 437-1822
nanette@nvc.com
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- Siemens brings formal methods to high-level verification with C++ coverage closure and property checking
- NEC Corporation Standardizes on Verplex Formal Verification Tools
- Get2Chip synthesis linked to Verplex formal tool
- Xilinx, Verplex Collaborate to Provide Formal Verification At Various Stages of FPGA Design Flow
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications