Genesys Logic Introduces PCI Express and GigaSata Serial ATA Products at Intel Develop Forum
INTEL DEVELOPER FORUM, San Francisco, Calif., Sept 7, 2004 -- Genesys Logic, Inc. (GLI), a leader in high-speed I/O communications, today announced its PCI ExpressTM product family - GL9714 (GigaCourierTM/x4 PHY), GL9711(GigaCourier/x1 PHY), and GL9701 (GigaCourier/SFO) x1 PCI Express to PCI bridge. In addition to the successful PCI Express product line, Genesys Logic is also introducing its GigaSataTM Serial ATA product family – GigaSata 3.0Gbps PHY with built-in SSC (Spread Spectrum Clocking) support, GigaSata USB 2.0 controller and GagaSata IDE bridge. All products will ship Q1 2005.
Genesys Logic will highlight its latest product families at the Moscone Convention Center during IDF in booth number 1047, South Hall.
GL9714 and GL9711 are the first PCI Express 4-lane and 1-lane PIPE PHY in the industry implemented in a 0.18ìm standard digital CMOS process. GL9714 and GL9711 fully comply with both the PCI Express Base Specification Revision 1.0a and the PHY Interface for the PCI Express (PIPE) Architecture version 1.0 from Intel. GL9714 is a four-lane transceiver, which can be combined and expanded to 8/16/32 lanes in the system designs. It meets the demand of various bandwidth requirements for networking, graphics, storage, and many other high-speed applications.
The GL9701 (GigaCourier/SFO) is a 1-lane PCI Express to PCI bridge. In addition to PCI Express spec, it fully complies with PCI Local Bus Specification 2.3 and PCI Express to PCI Bridge Specification Revision 1.0a. On the PCI side, it supports up to 4 devices. The PCI bus is 32-bit wide and capable of running at either 33 or 66MHz, with PCI LOCK# support. It will be available at the end of 2004 in QFP packages.
The Genesys Logic GigaSata product family extends the success of its highly acclaimed PCI Express SerDes technology into the rapidly growing SATA storage market. GigaSata products are based on GLI’s proprietary low-power SATA 3.0Gbps PHY, which is also the first in the industry implemented in standard 0.18um CMOS. The GigaSata USB2.0 controller is a USB-to-SATA HDD controller and is designed to support popular USB external hard drive applications. The GigaSata IDE bridge is an IDE-to-SATA bridge and focuses on the ATAPI devices.
GL9714, GL9711 and GigaSata PHY have Built-in Self Test (BIST) in place with various fixed and random patterns. In conjunction with different flavors of loop-back modes, they enable functional self-checking of the analog transceiver at speed in production.
Genesys Logic will also have the PCI Express PHY on the standard 0.13ìm digital CMOS process in Q4/2004. Porting PCI Express PHY and GigaSata PHY to other foundries is available upon request.
For more information about Genesys Logic’s PCI Express product Families and GL230 white paper, please visit our website http://www.genesyslogic.com
Genesys Logic will highlight its latest product families at the Moscone Convention Center during IDF in booth number 1047, South Hall.
GL9714 and GL9711 are the first PCI Express 4-lane and 1-lane PIPE PHY in the industry implemented in a 0.18ìm standard digital CMOS process. GL9714 and GL9711 fully comply with both the PCI Express Base Specification Revision 1.0a and the PHY Interface for the PCI Express (PIPE) Architecture version 1.0 from Intel. GL9714 is a four-lane transceiver, which can be combined and expanded to 8/16/32 lanes in the system designs. It meets the demand of various bandwidth requirements for networking, graphics, storage, and many other high-speed applications.
The GL9701 (GigaCourier/SFO) is a 1-lane PCI Express to PCI bridge. In addition to PCI Express spec, it fully complies with PCI Local Bus Specification 2.3 and PCI Express to PCI Bridge Specification Revision 1.0a. On the PCI side, it supports up to 4 devices. The PCI bus is 32-bit wide and capable of running at either 33 or 66MHz, with PCI LOCK# support. It will be available at the end of 2004 in QFP packages.
The Genesys Logic GigaSata product family extends the success of its highly acclaimed PCI Express SerDes technology into the rapidly growing SATA storage market. GigaSata products are based on GLI’s proprietary low-power SATA 3.0Gbps PHY, which is also the first in the industry implemented in standard 0.18um CMOS. The GigaSata USB2.0 controller is a USB-to-SATA HDD controller and is designed to support popular USB external hard drive applications. The GigaSata IDE bridge is an IDE-to-SATA bridge and focuses on the ATAPI devices.
GL9714, GL9711 and GigaSata PHY have Built-in Self Test (BIST) in place with various fixed and random patterns. In conjunction with different flavors of loop-back modes, they enable functional self-checking of the analog transceiver at speed in production.
Genesys Logic will also have the PCI Express PHY on the standard 0.13ìm digital CMOS process in Q4/2004. Porting PCI Express PHY and GigaSata PHY to other foundries is available upon request.
For more information about Genesys Logic’s PCI Express product Families and GL230 white paper, please visit our website http://www.genesyslogic.com
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Genesys Logic Introduces PCI Express and GigaSata Serial ATA Products at IDF Spring 2005
- Aldec's HES UltraScale+ Reconfigurable Accelerator and Northwest Logic's PCI Express Cores Provide Proven PCI Express Solution
- K-Micro Licenses CEVA'S 90nm 3.0Gbps Serial ATA Technology to Enable Topaz Sub-System for Storage Applications
- JMicron Technology Corp Develops Serial ATA II (3.0 Gpbs) PHY Core on UMC's 90nm G and 90nm SP Processes
Latest News
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs
- EnSilica: New Contract Wins and Programme Upgrades
- Ceva Launches Next-Generation UWB IP with Extended Range and Higher Throughput