Gaisler Research enters the Cadence OpenChoice program
- Gaisler Research AB, leading provider of SoC solutions has joined the Cadence OpenChoice program in order to ensure the availability of design IP optimized for mutual customers. The collaborative efforts have validated the Gaisler Research IP library within the Cadence technology platform flows. This allows Gaisler Research to deliver IP validated for the Cadence Encounter digital IC design platform and the Incisive functional verification platform.
The Cadence OpenChoice program enables interoperability between Cadence technology and IP-cores provided by Gaisler Research to build, validate, and deliver accurate models for Cadence leading design and verification solutions. The program aims to ensure IP quality and provide the semiconductor industry with access to IP that is tightly integrated with Cadence design platforms, in turn optimizing their design chain, and accelerating the time-to-market.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs. www.gaisler.com
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related News
- Arm Research Selected for DARPA Secure Silicon Program
- Mitacs and OpenHW Group partner on $22.5M first-of-its-kind open-source research program
- Morello research program hits major milestone with hardware now available for testing
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing