Faraday Unveils Enhanced Gigabit Ethernet PHY on UMC's 28HPC+ Process
Hsinchu, Taiwan -- November 16, 2023 -- Faraday Technology Corporation (TWSE: 3035), a leader in ASIC design services and IP solutions, announces the availability of its 4-port Gigabit Ethernet PHY on UMC's 28HPC+ process. This silicon-proven GPHY features an SAR ADC for superior PPA advantages and an advanced digital algorithm that significantly enhances SNR (signal-to-noise ratio). Designed to meet the growing demands for highly integrated SoC solutions in networking, consumer, and industrial automation applications, Faraday's latest offering aims to expedite product development while boosting performance.
One key feature of this 28nm 4-port Gigabit Ethernet PHY is its impressive 33% reduction in power consumption per port compared to the previous design. Additionally, its advanced DSP (digital signal processing) mitigates signal noise from multi-port crosstalk, improving signal quality with a notable 1-2 dB SNR enhancement compared to Faraday's 40nm 4-port GPHY. This GbE PHY supports various industry-standard protocols, including 1000BASE-T, 100BASE-TX, 10BASE-Te, 100BASE-FX, IEEE 802.3, 802.3u, 802.3ab, and ANSI X3.263-1995 (FDDI-TP-PMD). Furthermore, it seamlessly integrates with UMC's 3.3V and 1.8V I/O, making it an ideal choice for the 28HPC+ low-power SoC platform, ensuring exceptional power efficiency and performance.
“Faraday has facilitated the mass production success of our customers' ASIC projects across a spectrum of networking applications,” said Flash Lin, COO of Faraday. “By harnessing this GPHY solution, we can help customers to develop next-generation Ethernet-enabled devices and systems with enhanced performance and power efficiency benefits.”
For more information on Faraday's Ethernet PHY solutions, please visit www.faraday-tech.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Faraday Releases Licensable Gigabit Ethernet PHY on UMC 40LP Platform
- Faraday Announces 16G Programmable SerDes in UMC 28HPC+
- 1G Ethernet PHY IP Cores solution for all your Gigabit network applications is available for immediate licensing
- T2M Unveils Top-Selling Gigabit Ethernet PHY IP Core with Unlimited Usage and Full Modification rights, available for licensing immediately
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications