EVE Appoints Koji Iwagami General Manager of EVE K.K.
Moves from Mentor Graphics to Hardware/Software Co-Verification Leader
Sant Clara, Calif. -- June 2, 2008 -- EVE, the leader in hardware/software co-verification, today announced it has appointed Koji Iwagami to the position of general manager of EVE K.K., a wholly owned subsidiary based in Yokohama, Japan.
Iwagami joins EVE from Mentor Graphics Japan, Co. Ltd, where he served as sales director for the electronic design automation (EDA) Solution Sales Division. Under his direction, Catapult-C synthesis became the number one high-level synthesis tool in Japan. Previously, he worked for Spinnaker Systems Inc. as senior manager in the EDA sales and marketing department.
"We are delighted to welcome Koji Iwagami to EVE," remarks Tsugumi Fujitani, vice president of Japan and Asia Sales. "His tenacity and sales skills have been recognized throughout his career. With his track record in selling implementation and verification tools, he is well positioned to make EVE the number one choice of emulation and hardware/software co-verification solutions by design teams in Japan."
Iwagami holds an industrial engineering degree from Seijo University in Tokyo.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are in Santa Clara, Calif. Telephone: (408) 855-3200. Facsimile: (408) 845-9209. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Website: http://www.eve-team.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- EVE reveals hardware-assisted co-modeling product <!-- verification -->
- EVE Releases ZeBu Verification Platform For Software Developers
- EVE, ZAiQ Technologies Integrate Tools for Transaction-Based Verification Platform
- TransEDA and EVE Team to Provide Code Coverage for Hardware Verification
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development