Video: Where hardware and software collide
Dylan McGrath, EE Times
(04/03/2009 8:55 PM EDT)
SAN JOSE, Calif.—Chipmakers are taking on responsibility for the development of more embedded software, resulting in a clash of cultures between hardware designers and software developers and necessitating a more system-level approach to design, according to executives on a panel discussion at ESC Silicon Valley this week.
Chris Rowen, chief technology officer at chip and IP vendor Tensilica Inc., said his company tackles this clashing of cultures by work with both sides to understand what pressures they are under—reliability and flexibility on the hardware side, and power efficiency and cost on the software side.
Ultimately, Rowen said, program managers and system designers or whoever is responsible for the combination hardware and software deliverable is the "ultimate arbitrator in how you bring these two together." Rowen added that the emergence of multicore architecture has contributed to the blurring of hardware and software design.
(04/03/2009 8:55 PM EDT)
SAN JOSE, Calif.—Chipmakers are taking on responsibility for the development of more embedded software, resulting in a clash of cultures between hardware designers and software developers and necessitating a more system-level approach to design, according to executives on a panel discussion at ESC Silicon Valley this week.
Chris Rowen, chief technology officer at chip and IP vendor Tensilica Inc., said his company tackles this clashing of cultures by work with both sides to understand what pressures they are under—reliability and flexibility on the hardware side, and power efficiency and cost on the software side.
Ultimately, Rowen said, program managers and system designers or whoever is responsible for the combination hardware and software deliverable is the "ultimate arbitrator in how you bring these two together." Rowen added that the emergence of multicore architecture has contributed to the blurring of hardware and software design.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- CoWare to Showcase its ESL Design Solutions at Upcoming Design Automation Conference, June 7-11 in San Diego
- Sonics integrates SMART Interconnect IP with Cadence and Coware Electronic System-Level (ESL) design-for-verification flow
- ESL startup tools for processor-based design
- ESL tools: Are EDA giants in the game?
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development