CoFluent Design Adds Embedded C Code Generation to its UML and systemC-Based Modeling and Simulation Toolset
CoFluent Studio Offers a Unified Environment to System, Hardware and Software Engineers for Modeling and Simulating Multicore Embedded Systems and Systems-on-Chip
Le Chesnay, France – JUNE 1, 2010 – CoFluent Design, a leading Electronic System Level (ESL) company that provides system-level modeling and simulation to accelerate innovation in embedded devices, today announced that CoFluent Studio™ generates embedded C code for the IEEE standard Portable Operating System Interface [for Unix] (POSIX).
The POSIX application programming interface (API) is supported by most commercial and open source embedded Linux and real-time operating systems (RTOS). CoFluent Studio’s C code generation technique can be easily customized to match the end user’s coding standards and chosen API in order to target other operating system APIs.
“CoFluent Studio allows users to simulate the execution of multithread software on multiprocessor hardware just from graphical models. CoFluent Studio generates SystemC transaction-level modeling (TLM) code from standard UML/SysML to achieve model execution. This allows full system simulation even if the software and hardware are not available yet, for behavior, real-time, performance and power prediction. With the additional capability of embedded C code generation from executable specifications, designers can accelerate the development of their embedded software application,” said Vincent Perrier, Chief Technical Officer of CoFluent Design.
“CoFluent Design recently announced the support of UML/SysML for modeling multicore embedded devices and chips. From the same system-level description, users can generate SystemC for hardware verification and now C for software implementation. CoFluent Studio is the first ESL toolset offering a unified modeling and simulation environment to system, software and hardware engineers,” said Stéphane Leclercq, Chief Executive Officer of CoFluent Design.
Embedded C code generation will be available in this year’s third quarter as an optional feature of CoFluent Studio v3.2.1. It is based on Sodius’ MDWorkbench, an Eclipse-based integrated development environment (IDE) for code generation and model transformation, devoted to implementing model-driven engineering strategies. Embedded C code generation can be used out-of-the-box with the MDWorkbench runtime bundled with CoFluent Studio, or can be customized by using the full IDE available from Sodius at www.mdworkbench.com.
CoFluent Design exhibits at the Design Automation Conference (DAC) 2010 in Anaheim, California, on June 13-18, 2010. A pre-release demonstration of the embedded C code generation feature, as well as automatic generation of project documentation with MDWorkbench will be available on CoFluent Design booth number 1415.
About CoFluent Design
CoFluent Design™ provides system-level modeling and simulation tools for executing use cases and analyzing performance of embedded devices and chips. CoFluent Studio™ generates SystemC transactional models from UML diagrams and standard C that describe complex multi-OS, multicore embedded systems. CoFluent Reader™ enables efficient exchange of executable specifications with all project stakeholders and contractors.
CoFluent is used throughout the product development lifecycle for:
- Innovation: capturing with minimal effort the design intent in reusable models that mix new features and legacy, allowing for early patent application
- Optimization: finding the optimal architecture and power efficiency through design space exploration free of the full hardware/software code
- Validation: defining use case scenarios for validating the real-time behavior, predicting performance and generating test cases for implementation
For further details please visit: http://www.cofluentdesign.com or send an email to info@cofluentdesign.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Tensilica Announces Major IC Design Automation Breakthrough: The Automatic Generation of Optimized Programmable RTL Engines from Standard C Code
- Tensilica Announces Major IC Design Automation Breakthrough, The Automatic Generation of Optimized Programmable RTL Engines from Standard C Code
- Analyzer gets early eye on SystemC code
- Mentor Graphics Extends Catapult C Synthesis Product; Enables 20X to 100X Faster Verification with SystemC
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers