Eliyan eliminates silicon interposer to advance D2D chiplet connect for HPC
Nitin Dahad, embedded.com (November 25, 2022)
Eliyan’s chiplet interconnect technology enables connection of homogeneous & heterogenous architectures on a standard organic chip substrate.
Eliyan, a startup co-founded in 2021 by three experienced networking, connectivity, chip architecture and packaging serial entrepreneurs, recently announced details of its chiplet connectivity technology that claims to eliminate the need for advanced packaging like silicon interposers, with subsequent gains in bandwidth, power and latency for die-to-die connectivity in high-performance computing (HPC) applications.
The details were revealed as the company announced two milestones in the commercialization of its technology for multi-die chiplet integration – the successful tapeout of its technology on a TSMC 5nm process (with first silicon expected in the first quarter of 2023), and the completion of a series A $40 million funding round which includes strategic investment form Intel Capital and Micron Ventures.
The company said its design confirms Eliyan’s ability to achieve twice the bandwidth at less than half the power consumption of current interconnect methods and does so using a standard system-in-package (SIP) manufacturing and packaging process. The ability to implement chiplet-based systems in organic packages enables the creation of larger and higher performance solutions at considerably lower power and cost of materials. These factors provide major gains in sustainability.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
Related News
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- OpenFive Enhances Differentiated IP Portfolio with Die-to-Die Interface Controllers for HPC and Chiplet Markets
- Eliyan Closes $40M Series A Funding Round and Unveils Industry's Highest Performance Chiplet Interconnect Technologies
- Chiplet Pioneer Eliyan Joins UCIe and JEDEC Industry Standardization Organizations, Expands Veteran Leadership Team to Accelerate Adoption of Breakthrough Die-to-Die Interconnect Solution
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency