eASIC Appoints Distinguished ASIC Expert Dr. Ranko Scepanovic as Senior Vice President of Advanced Technology
New Senior Vice President to lead Advanced Technology development of zero mask-charge ASICs.
Santa Clara, CA – May 27, 2008 – eASIC Corporation, a provider of zero mask-charge ASIC devices, today announced it has appointed Dr. Ranko Scepanovic as Senior Vice President of Advanced Technology. Dr. Scepanovic will lead the companies Advanced Technology Group and report directly to Ronnie Vasishta, eASIC President and CEO.
"“It is a testimony to our products and technology that we are able to attract some of the most respected professionals in the ASIC and FPGA industry”, said Ronnie Vasishta, President and CEO of eASIC. “Dr. Scepanovic has an excellent track record in building elite Advanced Technology organizations. With the tremendous market acceptance of our current Nextreme family of zero mask-charge ASICs, Dr Scepanovic will enable us to continue the innovation, so we can bring affordable silicon customization to the masses.
“On seeing the eASIC technology and products I immediately realized that eASIC truly has a disruptive, breakthrough capability” said Ranko Scepanovic, Senior Vice President of Advanced Technology at eASIC. “I am very excited to be part of this company, where I can utilize my skills to break down any remaining obstacles and to accelerate the mass adoption of the eASIC products. The timing of the entry of eASIC’s current 90nm and future products into the market is perfect. The goal is to once again bring affordable silicon customization to a mass market and to disrupt the current, non-optimal approaches.
Dr. Scepanovic brings over 23 years of research and industry experience to eASIC through a number of technical positions. Most recently, Dr. Scepanovic was Vice President and Fellow of the Advanced Development Group at LSI Corporation where he was extensively involved in strategic and business planning. At LSI, Dr. Scepanovic received many awards including CEO Award for Excellence, Innovator of the Year, In addition, Dr. Scepanovic currently holds 137 Patents with 20 more pending in fields such as EDA algorithms and tools and IC/System technologies.
Dr. Scepanovic holds a Ph.D, MS and BS in Mathematical Sciences from the University of Belgrade, former Yugoslavia.
About eASIC
eASIC is a fabless semiconductor company offering breakthrough zero mask-charge ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer ASICs with no mask-charges and no minimum order quantity,
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information, please visit www.eASIC.com
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- eASIC and INNOTECH Form Strategic Partnership for Distribution of Programmable ASIC Products in Japan
- eASIC Selects Fujitsu as Foundry Supplier for 90nm Structured ASIC
- eASIC Names Kaushik Banerjee Vice President of Engineering
- eASIC Expands in Europe by Adding New Channel Partners
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers