eASIC and Fastrack Form Partnership to Deliver NRE-Free Programmable ASIC
San Jose, California, July 12, 2005
– eASIC® Corporation, a provider of configurable logic and Structured ASIC products, and Fastrack Design, a provider of turnkey ASIC design services, today announced the formation of a strategic partnership to deliver eASIC’s 0.13 micron Structured ASIC products. The companies have signed eASIC’s DSR (Design Service Representative) agreement, expanding eASIC’s sales channel reach and broadening Fastrack’s offerings. The partnership leverages the two company's strengths to facilitate Structured ASIC design and shorten the overall development cycle, delivering to the customer breakthrough ASIC products and technology with no NRE fee.
"Combining our award-winning configurable logic products with Fastrak’s design expertise and ASIC know-how, we deliver the industry's only NRE-free ASIC solution with complementing design services to a broader customer base,” said Salah Werfelli, eASIC Executive Vice President of Strategic Business Worldwide. “eASIC’s DSR program is aimed at establishing an extensive sales channel for our innovative programmable ASIC products to help customers reduce costs, improve their time-to-market, and increase their overall competitiveness."
"We are very excited about eASIC’s unique programmable ASIC product line and are pleased to be part of the DSR program,” said Moazzem Hossain, Fastrack President and CEO. "This partnership expands our service capability and provides us with a strategic weapon to compete for ASIC design wins. Our customers are eager to have such low-cost, no NRE ASICs, which can be rapidly shipped in any volume. We intend to aggressively pursue and support eASIC’s Structured ASIC device family."
About eASIC
eASIC® has developed a breakthrough configurable logic technology aimed at dramatically reducing the overall fabrication cost and time of customized high-performance semiconductor chips. Its patented Structured ASIC architecture enables rapid and low-cost ASIC and SoC (System-on-Chip) designs through the innovative use of proven programmable logic technology coupled with single-layer via customizable routing. With just one via layer to customize, Direct-write e-Beam processing becomes possible at 10x the pace, thereby enabling eASIC to offer NRE-free Structured ASIC devices. eASIC’s technology has been successfully proven in silicon and validated by world-class semiconductor vendors.
eASIC Corporation is a privately held company, Venture Capital backed by Kleiner Perkins Caufield and Byers (KPCB). Headquartered in San Jose, California, eASIC was founded in 1999 by Zvi Or-Bach, who is also the founder of Chip Express and is viewed by many as the “father of Structured ASIC technology.” www.eASIC.com
About Fastrack Design, Inc.
Fastrack Design, Inc. is a design services company with headquarters in San Jose, California. Fastrack provides turnkey ASIC design services. Its customers have achieved significant improvements on their design productivity by working with Fastrack on their ASICs. www.fastrack-design.com
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Quadric and MegaChips Form Partnership to Bring IP Products to ASIC and SoC Market
- eASIC and INNOTECH Form Strategic Partnership for Distribution of Programmable ASIC Products in Japan
- eASIC and GenCore Form Partnership for Distribution of Nextreme Structured ASIC Devices in Korea
- eASIC and Tensilica Partnership Delivers Free Diamond Processors on Free Mask Charge ASICs
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP