DSP Group to license Siliver baseband processor next-generation GSM handsets
DSP Group to license Siliver baseband processor next-generation GSM handsets
By Semiconductor Business News
July 13, 2001 (1:19 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010713S0052
SANTA CLARA, Calif. -- DSP Group Inc. here announced it will license a combination baseband processor/radio-frequency (RF) core for next-generation handsets based on the global system for mobile communications (GSM) standard. Co-Developed by DSP Group and a French design house called Stepmind, the Silver-1 core enables systems manufacturers to build a dual-mode handset based on the GSM/GPRS/EDGE standards. Silver-1 will not be sold as a standard product. Instead, the chip will be licensed to OEMs and chip makers. The chip combines Stepmind's RF chip and DSP Group's most advanced digital signal processor (DSP), dubbed the PalmDSPCore. Supporting wireless data rates up to 248-kilobits-per-second, the Silver-1 is designed for Class 12 GSM/GPRS/EDGE applications.
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
Related News
- CSR enables the first MP3 wireless streaming in Samsung GSM handsets
- Tensilica Announces High-Performance ConnX Baseband Engine for LTE and 4G Wireless DSP Handsets and Base Stations
- Tensilica Introduces Second Generation ConnX BaseBand Engine DSP for Demanding Algorithms for LTE/4G Wireless Handsets and Base Stations
- HiSilicon, a Division of Huawei, Extends License of Tensilica's IP Cores, ConnX Baseband Engine, and HiFi Audio DSP for LTE Base Stations and Handsets
Latest News
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- AGI CPU: Arm’s $100B AI Silicon Tightrope Walk Without Undermining Its Licensees
- EnSilica selected for UK CHERI Adoption Collective
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases