DSP Group to license Siliver baseband processor next-generation GSM handsets
 |
DSP Group to license Siliver baseband processor next-generation GSM handsets
By Semiconductor Business News
July 13, 2001 (1:19 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010713S0052
SANTA CLARA, Calif. -- DSP Group Inc. here announced it will license a combination baseband processor/radio-frequency (RF) core for next-generation handsets based on the global system for mobile communications (GSM) standard. Co-Developed by DSP Group and a French design house called Stepmind, the Silver-1 core enables systems manufacturers to build a dual-mode handset based on the GSM/GPRS/EDGE standards. Silver-1 will not be sold as a standard product. Instead, the chip will be licensed to OEMs and chip makers. The chip combines Stepmind's RF chip and DSP Group's most advanced digital signal processor (DSP), dubbed the PalmDSPCore. Supporting wireless data rates up to 248-kilobits-per-second, the Silver-1 is designed for Class 12 GSM/GPRS/EDGE applications.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- CSR enables the first MP3 wireless streaming in Samsung GSM handsets
- Tensilica Announces High-Performance ConnX Baseband Engine for LTE and 4G Wireless DSP Handsets and Base Stations
- Tensilica Introduces Second Generation ConnX BaseBand Engine DSP for Demanding Algorithms for LTE/4G Wireless Handsets and Base Stations
- HiSilicon, a Division of Huawei, Extends License of Tensilica's IP Cores, ConnX Baseband Engine, and HiFi Audio DSP for LTE Base Stations and Handsets
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing